Datasheet4U Logo Datasheet4U.com

KM4132G271A - 128K x 32Bit x 2 Banks Synchronous Graphic RAM

General Description

The KM4132G271A is 8,388,608 bits synchronous high data rate Dynamic RAM organized as 2 x 131,072 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology.

Synchronous design allows precise cycle control with the use of system clock.

Key Features

  • ¡Ü ¡Ü CMOS SGRAM.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
KM4100 Low Cost/ +2.7V and +5V/ 260MHz Rail-to-Rail Amplifiers Fairchild Semiconductor
KM4101 Low Cost/ +2.7V and +5V/ 260MHz Rail-to-Rail Amplifiers Fairchild Semiconductor
KM4110 0.5mA/ Low Cost/ +2.7V & +5V/ 75MHz Rail-to-Rail Amplifiers Fairchild Semiconductor
KM4111 0.2mA/ Low Cost/ +2.7V & +5V/ 35MHz Rail-to-Rail Amplifiers Fairchild Semiconductor
KM4112 70A/ Low Cost/ +2.7V & +5V/ 7.3MHz Rail-to-Rail Amplifier Fairchild Semiconductor

Other Datasheets by Samsung Semiconductor

Part Number Description
KM4132G271B 128K x 32bit x 2 Banks Synchronous Graphic RAM LVTTL
KM4132G512A 256K X 32Bit X 2 Banks Synchronous Graphic RAM
KM41256A 256K X 1 Bit Dynamic RAM with Page / Nibble Mode
KM41257A 256K X 1 Bit Dynamic RAM with Page / Nibble Mode
KM4164B 64K X 1 BIT DYNAMIC RAM WITH PAGE MODE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
KM4132G271A 128K x 32Bit x 2 Banks Synchronous Graphic RAM FEATURES ¡Ü ¡Ü CMOS SGRAM GENERAL DESCRIPTION The KM4132G271A is 8,388,608 bits synchronous high data rate Dynamic RAM organized as 2 x 131,072 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length, and programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications. Write per bit and 8 columns block write improves performance in graphics systems. ¡Ü ¡Ü ¡Ü ¡Ü ¡Ü ¡Ü ¡Ü ¡Ü JEDEC standard 3.