Datasheet4U Logo Datasheet4U.com

M366S1623ET0 - Synchronous DRAMs

General Description

The Samsung M366S1623ET0 is a 16M bit x 64 Synchronous Dynamic RAM high density memory module.

The Samsung M366S1623ET0 consists of sixteen CMOS 8M x 8 bit with 4banks Synchronous DRAMs in TSOP-II 400mil package and a 2K EEPROM in 8-pin TSSOP package on a 168-pin glass-epoxy substrate.

Key Features

  • asured with outputs open. 2. Refresh period is 64ms. 3. Unless otherwise noticed, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ). REV. 0.0 Dec, 2000 M366S1623ET0 AC.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
M366S1723DTS PC133/PC100 Unbuffered DIMM Samsung
M366S1723FTS-C7A SDRAM Unbuffered Module Samsung
M366S1723FTU-C7A SDRAM Unbuffered Module Samsung
M366S0924FTS SDRAM Unbuffered Module Samsung
M366S0924FTS-C7A SDRAM Unbuffered Module Samsung

Other Datasheets by Samsung Semiconductor

Part Number Description
M366S1623DT0 PC100 Unbuffered DIMM
M366S1654CTS PC133/PC100 Unbuffered DIMM
M366S1654ETS SDRAM Unbuffered Module
M366S1723ETS-C7A (M3xxSxxxxETx-C7A) SDRAM Unbuffered Module
M366S1723ETU-C7A (M3xxSxxxxETx-C7A) SDRAM Unbuffered Module

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com M366S1623ET0 Revision History Revision 0.0 (Dec, 2000) • PC133 first published. PC133 Unbuffered DIMM REV. 0.0 Dec, 2000 M366S1623ET0 M366S1623ET0 SDRAM DIMM PC133 Unbuffered DIMM 16Mx64 SDRAM DIMM based on 8Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION The Samsung M366S1623ET0 is a 16M bit x 64 Synchronous Dynamic RAM high density memory module. The Samsung M366S1623ET0 consists of sixteen CMOS 8M x 8 bit with 4banks Synchronous DRAMs in TSOP-II 400mil package and a 2K EEPROM in 8-pin TSSOP package on a 168-pin glass-epoxy substrate. Two 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM.