Datasheet4U Logo Datasheet4U.com

K4M563233D - 8Mx32 Mobile SDRAM 90FBGA

General Description

The K4M283233D is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 32 bits, fabricated with SAMSUNG′s high performance CMOS technology.

Key Features

  • 3.0V & 3.3V power supply.
  • LVCMOS compatible with multiplexed address.
  • Four banks operation.
  • MRS cycle with address key programs -. CAS latency (1, 2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave).
  • All inputs are sampled at the positive going edge of the system clock.
  • Burst read single-bit write operation.
  • DQM for masking.
  • Auto & self refresh.
  • 64ms refresh period (4K cycle).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
K4M563233E 2M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA Samsung semiconductor
K4M563233G 2M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA Samsung semiconductor
K4M56323LE 2M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA Samsung semiconductor
K4M56323PG-C 2M x 32Bit x 4 Banks Mobile SDRAM Samsung semiconductor
K4M56323PG-F 2M x 32Bit x 4 Banks Mobile SDRAM Samsung semiconductor

Other Datasheets by Samsung Semiconductor

Part Number Description
K4M56163PE-F1L 4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
K4M56163PE-F90 4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
K4M56163PE-R 4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
K4M56163PE-RG 4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA
K4M511533E Mobile-SDRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
K4M563233D-M(E)E/N/I/P CMOS SDRAM 8Mx32 Mobile SDRAM 90FBGA (VDD/VDDQ 3.0V/3.0V or 3.3V/3.3V) Revision 1.1 December 2002 Rev. 1.1 Dec. 2002 K4M563233D-M(E)E/N/I/P 2M x 32Bit x 4 Banks SDRAM in 90FBGA FEATURES • 3.0V & 3.3V power supply • LVCMOS compatible with multiplexed address • Four banks operation • MRS cycle with address key programs -. CAS latency (1, 2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) • All inputs are sampled at the positive going edge of the system clock • Burst read single-bit write operation • DQM for masking • Auto & self refresh • 64ms refresh period (4K cycle). • Extended Temperature Operation (-25 °C ~ 85° C). • Inderstrial Temperature Operation (-40 °C ~ 85 ° C). • 90Balls DDP FBGA(-MXXX -Pb, -EXXX -Pb Free).