Datasheet4U Logo Datasheet4U.com

SLX24C32 - 32 Kbit 4096 x 8 bit Serial CMOS EEPROMs/ I2C Synchronous 2-Wire Bus

Description

Serial Clock (SCL) The SCL input is used to clock data into the device on the rising edge and to clock data out of the device on the falling edge.

Features

  • Data EEPROM internally organized as 4096 bytes and 128 pages × 32 bytes.
  • Page Protection Mode for protecting the EEPROM against unintended data changes (SLx 24C32/P types only).
  • Low power CMOS.
  • VCC = 2.7 to 5.5 V operation.
  • Two wire serial interface bus, I2C-Bus compatible.
  • Three chip select pins to address 8 devices.
  • Filtered inputs for noise suppression with Schmitt trigger.
  • Clock frequency up to 400 kHz.
  • High pr.

📥 Download Datasheet

Datasheet preview – SLX24C32

📁 Similar Datasheet

  • SLX-2043 - High Linearity Low Noise Amplifier Module (Stanford Microdevices)
  • SLX-2143 - High Linearity (Sirenza Microdevices)
  • SLX104MH - Schottky Bridge Rectifier (ZOWIE)
Other Datasheets by Siemens Semiconductor Group
  • SLX24C01 - 1/2 Kbit 128/256 x 8 bit Serial CMOS EEPROMs/ I2C Synchronous 2-Wire Bus
  • SLX24C04 - 4 Kbit 512 x 8 bit Serial CMOS EEPROMs/ I2C Synchronous 2-Wire Bus
  • SLX24C04P - 4 Kbit 512 x 8 bit Serial CMOS EEPROMs/ I2C Synchronous 2-Wire Bus/ Page Protection Mode
  • SLX24C0816 - 8/16 Kbit 1024/2048 x 8 bit Serial CMOS EEPROMs/ I2C Synchronous 2-Wire Bus
  • SLX24C0816P - 8/16 Kbit 1024/2048 x 8 bit Serial CMOS EEPROMs/ I2C Synchronous 2-Wire Bus/ Page Protection Mode
  • SLX24C164 - 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs/ I2C Synchronous 2-Wire Bus
  • SLX24C164P - 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs/ I2C Synchronous 2-Wire Bus/ Page Protection Mode
  • SLX24C64 - 64 Kbit 8192 x 8 bit Serial CMOS EEPROMs/ I2C Synchronous 2-Wire Bus

Full PDF Text Transcription

Click to expand full text
Standard EEPROM ICs SLx 24C32 32 Kbit (4096 × 8 bit) Serial CMOS-EEPROM with I2C Synchronous 2-Wire Bus Data Sheet Preliminary 1998-07-27 SLx 24C32 Revision History: Previous Version: Page Page (in previous (in current Version) Version) 3 11, 12 21 24 24 I2C Bus Current Version: Preliminary 1998-07-27 02.98, 04.98 Subjects (major changes since last revision) 3 11, 13 21 24 24 Text was changed to “Typical programming time 5 ms for up to 32 bytes”. The erase/write cycle is finished latest after 10 8 ms. The write or erase cycle is finished latest after 10 4 ms. The line “erase/write cycle” was removed. Chapter 8.4 “Erase and Write Characteristics” has been added.
Published: |