SDA9254-2 Datasheet PDF (2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter)

SDA9254-2 - 2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter

Description

General The SDA 9254-2 is a combination of the TV-SAM SDA 9253 and an adaptive recursive filter to achieve a reduction of noise for video signals.

To get a closed loop one of the two output ports of the triple port memory is connected internally to the noise reduction filter.

Features

q q q q q q q q q SDA 9254-2 CMOS IC q q q q q q q q q q q q Stores a complete video field (4:1:1) On chip adaptive recursive noise reduction filter (4:1:1) 4 noise reduction classes selectable Special noise reduction mode for 4:2:2.

Datasheet Details

Part number	SDA9254-2
Manufacturer	Siemens
File Size	183.66 KB
Description	2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter
Datasheet	SDA9254-2 Datasheet
Additional preview pages of the SDA9254-2 datasheet.

📁 Similar Datasheet

SDA9290-5 - Picture Processor (Siemens Semiconductor)

SDA9086-3 - Horizontal PLL for Picture-in-Picture (Infineon Technologies)

SDA9087 - Analog-Digital Interface for Inserted Picture (Infineon Technologies)

SDA9088 - Picture-in-Picture Processor (Infineon Technologies)

SDA9103CTNA - (SDA9103CTNA - SDA9105CTNA) HYPER FAST CENTERTAP RECTIFIER (SSDI)

SDA9103CTPA - (SDA9103CTPA - SDA9105CTPA) HYPER FAST CENTERTAP RECTIFIER (SSDI)

SDA9104CTNA - (SDA9103CTNA - SDA9105CTNA) HYPER FAST CENTERTAP RECTIFIER (SSDI)

SDA9104CTPA - (SDA9103CTPA - SDA9105CTPA) HYPER FAST CENTERTAP RECTIFIER (SSDI)

SDA9105CTNA - (SDA9103CTNA - SDA9105CTNA) HYPER FAST CENTERTAP RECTIFIER (SSDI)

SDA9105CTPA - (SDA9103CTPA - SDA9105CTPA) HYPER FAST CENTERTAP RECTIFIER (SSDI)

Full PDF Text Transcription

Click to expand full text

2.6 MBit Dynamic Sequential Access Memory for Television Applications (TV-SAM) with On-chip Noise Reduction Filter Preliminary Data Features q q q q q q q q q SDA 9254-2 CMOS IC q q q q q q q q q q q q Stores a complete video field (4:1:1) On chip adaptive recursive noise reduction filter (4:1:1) 4 noise reduction classes selectable Special noise reduction mode for 4:2:2 applications 212 × 64 × 16 × 12-bit organization Triple port architecture One 16 × 12-bit input shift register Two 16 × 12-bit output shift registers Shift registers independently and simultaneously accessible (one output shift register is used internally for noise reduction filtering) Continuous data flow even at maximum speed 40-MHz shift rate - 0.

Published: May 2, 2005 |