Datasheet4U Logo Datasheet4U.com

SDA9257 - Clock Sync Generator

Description

Ordering Code Q67100-H5038 Package P-DIP-28-1 The clock sync generator consists essentially of the following function blocks (refer to block diagram): Analog clamping 7-bit, 27-MHz A/D converter Sync processor with digital horizontal PLL, vertical sync processor and pulse generator Clock generato

Features

  • q q q q MOS IC q q q q q q All settings made by I2C Bus PLL lock-in behavior can be set to TV- or VCR mode Automatic clamping of CVBS input Provides all horizontal and vertical sync signals and clocks for operating PAMUX, analog color decoders, the A/D converters, PSND and Featurebox Free-running capability Frequency generator function possible with digitally P-DIP-28-1 adjustable frequency Lock-in function of the PLL on CVBS also possible with externally supplied 24-MHz or 27-MHz clock Multi.

📥 Download Datasheet

Datasheet preview – SDA9257

Datasheet Details

Part number SDA9257
Manufacturer Siemens
File Size 1.27 MB
Description Clock Sync Generator
Datasheet download datasheet SDA9257 Datasheet
Additional preview pages of the SDA9257 datasheet.
Other Datasheets by Siemens

Full PDF Text Transcription

Click to expand full text
Clock Sync Generator SDA 9257 Preliminary Data Features q q q q MOS IC q q q q q q All settings made by I2C Bus PLL lock-in behavior can be set to TV- or VCR mode Automatic clamping of CVBS input Provides all horizontal and vertical sync signals and clocks for operating PAMUX, analog color decoders, the A/D converters, PSND and Featurebox Free-running capability Frequency generator function possible with digitally P-DIP-28-1 adjustable frequency Lock-in function of the PLL on CVBS also possible with externally supplied 24-MHz or 27-MHz clock Multi-standard operation (50 Hz, 60 Hz; PAL, NTSC, SECAM) Vertical noise suppression and 50/60-Hz detection Serial digital output for actual frequency value and CVBS-black level Applications q q q q Memory based image improvement with analog col
Published: |