The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
!iinoOliC!i 82S114 I!I
2048-BIT BIPOLAR ROM (256x8 PROM)
4096-B11 BIPOLAR ROM (512x8 PROM)
82S115 - - - - - - - - - - - - 1
DIGITAL 8000 SERIES TTL/MEMORY
DESCRIPTION
The 82S 114 and 82S 115 are Schottky-clamped Read Only Memories, incorporating on-chip data output registers. They are Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S114 and 82S115 are supplied with all outputs at logical "0". Outputs are programmed to a logic "1" level at any specified address by fusing a Ni-Cr link matrix.
The 82S114 and 82S115 are fully TTL compatible, and include on-chip decoding and two chip enable inputs for ease of memory expansion.