Datasheet4U Logo Datasheet4U.com

82S16 - 256-BIT BIPOLAR RAM

Description

The 82S16 and 82S17 are Schottky clamped TTL, read/ write memory arrays organized as 256 words of one bit each.

They feature either open collector or tri-state output options for optimization of word expansion in bussed organizations.

📥 Download Datasheet

Datasheet preview – 82S16

Datasheet Details

Part number 82S16
Manufacturer Signetics
File Size 186.53 KB
Description 256-BIT BIPOLAR RAM
Datasheet download datasheet 82S16 Datasheet
Additional preview pages of the 82S16 datasheet.

📁 Similar Datasheet

  • 82S123 - 256-bit TTL bipolar PROM (NXP)
  • 82S126 - 1K BIT TTL BIPOLAR PROM (NXP)
  • 82S129 - 1K BIT TTL BIPOLAR PROM (NXP)
  • 82S130 - 2K-bit TTL Bipolar PROM (NXP)
  • 82S131 - 2K-bit TTL Bipolar PROM (NXP)
  • 82S137 - 4K-Bit TTL Bipolar PROM (NXP)
  • 82S147 - 4K-BIT TTL BIPLOAR PROM (NXP)
  • 82S147A - 4K-BIT TTL BIPLOAR PROM (NXP)
  • 82S153A - Field Programmable logic array (NXP)
  • 82S181 - 8K-Bit TTL Bipolar PROM (Philips)
Other Datasheets by Signetics
  • 82S10 - 1024 x 1-BIT BIPOLAR RAM
  • 82S100 - Field Programmable Logic Array
  • 82S101 - Field Programmable Logic Array
  • 82S105 - Field Programmable Logic Sequencer
  • 82S11 - 1024 x 1-BIT BIPOLAR RAM
  • 82S112 - HIGH SPEED MULTIPORT MEMORY
  • 82S114 - 2048-BIT BIPOLAR ROM
  • 82S115 - 4096-BI1 BIPOLAR ROM

Full PDF Text Transcription

Click to expand full text
Sm-DoliCS 82S16 256-BI1 BIPOLAR RAM (256xl RAM) 82S17 ______________{_82_S16_T_RI-_ST_M_E}_{82_S1_70_P_EN_CO_ll_EC_TO~R) FEBRUARY 1975 DIGITAL 8000 SERIES TTL/MEMORY DESCRIPTION The 82S16 and 82S17 are Schottky clamped TTL, read/ write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state output options for optimization of word expansion in bussed organizations. Memory expansion is further enhanced by full on-chip address decoding, 3 chip enable inputs and PNP input transistors which reduce input loading to 25pA for a "1" level, and -250pA (S82S16/17) or -100pA (N82S16/17) for a "0" level. During WRITE operation, the logical state of the output of both devices follows the complement of the data input being written.
Published: |