DN3135 - N-Channel Depletion-Mode Vertical DMOS FETs

Datasheet Summary

Description

The Supertex DN3135 is a low threshold depletion-mode (normally-on) transistor utilizing an advanced vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process.

Features

High input impedance.
Low input capacitance.
Fast switching speeds.
Low on-resistance.
Free from secondary breakdown.
Low input and output leakage.

Supertex

📥 Download Datasheet

Datasheet Details

Part number	DN3135
Manufacturer	Supertex
File Size	339.85 KB
Description	N-Channel Depletion-Mode Vertical DMOS FETs
Datasheet	DN3135 Datasheet
Additional preview pages of the DN3135 datasheet.

📁 Similar Datasheet

DN350T05 - 350V NPN SMALL SIGNAL SURFACE MOUNT TRANSISTOR (Diodes Incorporated)

Other Datasheets by Supertex

DN3135K1-G - N-Channel Depletion-Mode Vertical DMOS FETs
DN3135N8-G - N-Channel Depletion-Mode Vertical DMOS FETs
DN3125 - N-Channel Depletion-Mode Vertical DMOS FETs
DN3145 - N-Channel Depletion-Mode Vertical DMOS FETs
DN3145N8-G - N-Channel Depletion-Mode Vertical DMOS FETs
DN3525 - N-Channel Depletion-Mode Vertical DMOS FETs
DN3525N8-G - N-Channel Depletion-Mode Vertical DMOS FETs
DN3535 - N-Channel Depletion-Mode Vertical DMOS FETs

Full PDF Text Transcription

Click to expand full text

Supertex inc. DN3135 N-Channel Depletion-Mode Vertical DMOS FETs Features ►► High input impedance ►► Low input capacitance ►► Fast switching speeds ►► Low on-resistance ►► Free from secondary breakdown ►► Low input and output leakage Applications ►► Normally-on switches ►► Solid state relays ►► Converters ►► Linear amplifiers ►► Constant current sources ►► Power supply circuits ►► Telecom General Description The Supertex DN3135 is a low threshold depletion-mode (normally-on) transistor utilizing an advanced vertical DMOS structure and Supertex’s well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices.

Published: Nov 6, 2006 |