Datasheet4U Logo Datasheet4U.com

74LS164 - 8-Bit Serial-Input/Parallel-Output Shift Register

Key Features

  • gated serial inputs and an asynchronous reset. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip flop to the low level at the next clock pulse. A high level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will b.

📥 Download Datasheet

Datasheet Details

Part number 74LS164
Manufacturer System Logic Semiconductor
File Size 36.46 KB
Description 8-Bit Serial-Input/Parallel-Output Shift Register
Datasheet download datasheet 74LS164 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS164 LOW POWER SCHOTTKY ON Semiconductor
74LS164 8-Bit Serial In/Parallel Out Shift Register Fairchild Semiconductor
74LS164 8-Bit Parallel-Out Serial-In Shift Registers Hitachi Semiconductor
74LS164 8-Bit Parallel-Out Shift Register Register Texas Instruments
74LS164 Serial-In Parallel-Out Shift Register National Semiconductor

Other Datasheets by System Logic Semiconductor

Part Number Description
74LS161 Synchronous 4-Bit Counters
74LS14 Hex Schmitt-Trigger Inverter
74LS05 Hex Inverters
74LS06 Hex Inverted Buffers
74LS86 Quad 2-Input Exclusive OR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SL74LS164 8-Bit Serial-Input/Parallel-Output Shift Register This 8-bit shift register features gated serial inputs and an asynchronous reset. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip flop to the low level at the next clock pulse. A high level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered clocking occurs or the low-to-high level transition of the clock input. All inputs are diodeclamped to minimize transmission-line effects.