Datasheet4U Logo Datasheet4U.com

74LS164 - 8-Bit Serial In/Parallel Out Shift Register

General Description

These 8-bit shift registers feature gated serial inputs and an asynchronous clear.

A low logic level at either input inhibits entry of the new data, and resets the first flip-flop to the low level at the next clock pulse, thus providing complete control over incoming data.

Key Features

  • s Gated (enable/disable) serial inputs s Fully buffered clock and serial inputs s Asynchronous clear s Typical clock frequency 36 MHz s Typical power dissipation 80 mW Ordering Code: Order Number DM74LS164M DM74LS164N Package Number M14A N14A Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS164 LOW POWER SCHOTTKY ON Semiconductor
74LS164 8-Bit Parallel-Out Serial-In Shift Registers Hitachi Semiconductor
74LS164 8-Bit Serial-Input/Parallel-Output Shift Register System Logic Semiconductor
74LS164 8-Bit Parallel-Out Shift Register Register Texas Instruments
74LS164 Serial-In Parallel-Out Shift Register National Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
74LS161 Synchronous 4-Bit Binary Counters
74LS161A Synchronous 4-Bit Binary Counters
74LS163 Synchronous 4-Bit Binary Counters
74LS163A Synchronous 4-Bit Binary Counters
74LS165 8-Bit Parallel In/Serial Output Shift Registers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74LS164 8-Bit Serial In/Parallel Out Shift Register August 1986 Revised April 2000 DM74LS164 8-Bit Serial In/Parallel Out Shift Register General Description These 8-bit shift registers feature gated serial inputs and an asynchronous clear. A low logic level at either input inhibits entry of the new data, and resets the first flip-flop to the low level at the next clock pulse, thus providing complete control over incoming data. A high logic level on either input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Clocking occurs on the LOW-to-HIGH level transition of the clock input.