Datasheet4U Logo Datasheet4U.com

TC74HC7292AP - Programmable Divider/Timer

Download the TC74HC7292AP datasheet PDF (TC74HC7292AF included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for programmable divider/timer.

Features

  • an active-low clear input to initialize the state of all flip-flops. To facilitate incoming inspection, test points are provided. (TP1, TP2 and TP3) All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features.
  • High speed: fmax = 70 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Output drive capability: 10 LSTTL loads.
  • Symmetrical output im.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HC7292AF_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Other Datasheets by Toshiba Semiconductor

Full PDF Text Transcription

Click to expand full text
TC74HC7292AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC7292AP, TC74HC7292AF Programmable Divider/Timer The TC74HC7292A is a high speed CMOS PROGRAMMABLE DIVIDER/TIMER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The TC74HC7292A can divide from 22 to 231. CK1 and CK2 are clock inputs, either one may be used for clock gating. It features an active-low clear input to initialize the state of all flip-flops. To facilitate incoming inspection, test points are provided. (TP1, TP2 and TP3) All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features  High speed: fmax = 70 MHz (typ.
Published: |