Datasheet4U Logo Datasheet4U.com

74ACT74P - Dual D-Type Flip-Flop

Features

  • High speed: fmax = 180 MHz (typ. ) at VCC = 5 V Low power dissipation: ICC = 4 μA (max) at Ta = 25°C Compatible with TTL outputs: VIL = 0.8 V (max) VIH = 2.0 V (min) Symmetrical output impedance: |IOH| = IOL = 24 mA (min) Capability of driving 50 Ω transmission lines. Balanced propagation delays: tpLH ∼.
  • tpHL Pin and function compatible with 74F74 TC74ACT74FT TC74ACT74FN.
  • Weight DIP14-P-300-2.54 SOP14-P-300-1.27A SOL14-P-150-1.

📥 Download Datasheet

Datasheet preview – 74ACT74P

Datasheet Details

Part number 74ACT74P
Manufacturer Toshiba
File Size 297.02 KB
Description Dual D-Type Flip-Flop
Datasheet download datasheet 74ACT74P Datasheet
Additional preview pages of the 74ACT74P datasheet.

📁 Similar Datasheet

  • 74ACT74 - Dual D-Type Flip-Flop (STMicroelectronics)
  • 74ACT74 - Dual D-Type Positive Edge-Triggered Flip-Flop (Fairchild Semiconductor)
  • 74ACT715 - Programmable Video Sync Generator (Fairchild Semiconductor)
  • 74ACT715-R - Programmable Video Sync Generator (Fairchild Semiconductor)
  • 74ACT00 - Quad 2-Input NAND Gate (ON Semiconductor)
  • 74ACT00 - QUAD 2-INPUT NAND GATE (STMicroelectronics)
  • 74ACT00 - Quadruple 2-Input Positive-NAND Gates (Texas Instruments)
  • 74ACT00 - Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74ACT02 - Quad 2-Input NOR Gate (Fairchild Semiconductor)
  • 74ACT02 - QUAD 2-INPUT NOR GATE (STMicroelectronics)
Other Datasheets by Toshiba

    Full PDF Text Transcription

    Click to expand full text
    TC74ACT74P/F/FN/FT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74ACT74P,TC74ACT74F,TC74ACT74FN,TC74ACT74FT Dual D-Type Flip Flop with Preset and Clear Note: xxxFN (JEDEC SOP) is not available in Japan. The TC74ACT74 is an advanced high speed CMOS D-FLIP FLOP fabricated with silicon gate and double-layer metal wiring C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels. The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of the CK pulse.
    Published: |