Datasheet4U Logo Datasheet4U.com

TC74VHC10FN - TRIPLE 3-INPUT NAND GATE

Key Features

  • High speed: tpd = 3.9 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 2 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Power down protection is provided on all inputs.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 5.5 V.
  • Pin and function compatible with 74ALS10 Note: xxxFN (JEDEC SOP) is not available in Japan. TC74VHC10F TC74VHC10FN TC74VHC10FT We.

📥 Download Datasheet

Full PDF Text Transcription for TC74VHC10FN (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for TC74VHC10FN. For precise diagrams, and layout, please refer to the original PDF.

TC74VHC10F/FN/FT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC10F,TC74VHC10FN,TC74VHC10FT Triple 3-Input NAND Gate The TC74VHC10 is an advanced high ...

View more extracted text
C74VHC10FT Triple 3-Input NAND Gate The TC74VHC10 is an advanced high speed CMOS 3-INPUT NAND GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output. An input protection circuit ensures that 0 to 5.5 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up.