Datasheet4U Logo Datasheet4U.com

TH58NVG2S3BTG00 - 4-Gbit CMOS NAND EPROM

Datasheet Summary

Description

The TH58NVG2S3B is a single 3.3 V 4Gbit (4,429,185,024 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (2048 + 64) bytes × 64 pages × 4096 blocks.

Features

  • Organization TH58NVG2S3B 2112 × 128K × 8 × 2 2112 × 8 2112 bytes (128K + 4K) bytes Memory cell array www. DataSheet4U. com Register Page size Block size.
  • Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read Mode control Serial input/output Command control Number of valid blocks Max 4096 blocks Min 4016 blocks Power supply VCC = 2.7 V to 3.6 V Program/Erase Cycles 100000 Cycles (With ECC) Access time Cell array to register Serial Read Cycle Program/Erase.

📥 Download Datasheet

Datasheet preview – TH58NVG2S3BTG00

Datasheet Details

Part number TH58NVG2S3BTG00
Manufacturer Toshiba
File Size 345.74 KB
Description 4-Gbit CMOS NAND EPROM
Datasheet download datasheet TH58NVG2S3BTG00 Datasheet
Additional preview pages of the TH58NVG2S3BTG00 datasheet.

📁 Similar Datasheet

  • TH58NVG1S3AFT05 - TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS (Toshiba Semiconductor)
  • TH58NVG4S0FTA20 - 16 GBIT (2G x 8 BIT) CMOS NAND E2PROM (Toshiba Semiconductor)
  • TH58NVG5S0FTA20 - 32-GBIT (4G x 8 BIT) CMOS NAND E2PROM (Toshiba Semiconductor)
  • TH58NVG5S0FTAK0 - 32 GBIT (4G x 8 BIT) CMOS NAND E2PROM (Toshiba Semiconductor)
  • TH58100FT - TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS (Toshiba Semiconductor)
  • TH58100FTI - TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS (Toshiba Semiconductor)
  • TH58V128DC - 128 Mbit (16M x 8bit) CMOS NAND E2PROM (16M BYTE SmartMedia) (Toshiba Semiconductor)
  • TH58V128FT - 128Mbit (16M x 8bit) CMOS NAND E2PROM (Toshiba Semiconductor)
  • TH50 - HOUR METER (Panasonic)
  • TH501 - HOUR METER (Panasonic)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TH58NVG2S3BTG00 TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 2 4 GBIT (512M × 8 BIT) CMOS NAND E PROM DESCRIPTION Lead-Free The TH58NVG2S3B is a single 3.3 V 4Gbit (4,429,185,024 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (2048 + 64) bytes × 64 pages × 4096 blocks. The device has a 2112-byte static register which allow program and read data to be transferred between the register and the memory cell array in 2112-byte increments. The Erase operation is implemented in a single block unit (128 Kbytes + 4 Kbytes: 2112 bytes × 64 pages). The TH58NVG2S3B is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs.
Published: |