Datasheet4U Logo Datasheet4U.com

UR6515D - 3A DDR BUS TERMINATION REGULATOR

General Description

The UR6515D is a linear regulator sourcing or sinking continuous 2A or up to 3A transient peak current while regulating an output voltage to within 40mV in the DDR SDRAM bus terminator applications.

It contains a high speed operational amplifier which provides fast load transient response.

Key Features

  • S.
  • DDR1/ DDR2/DDR3 termination voltage.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
UNISONIC TECHNOLOGIES CO., LTD UR6515D LINEAR INTEGRATED CIRCUIT 3A DDR BUS TERMINATION REGULATOR  DESCRIPTION The UR6515D is a linear regulator sourcing or sinking continuous 2A or up to 3A transient peak current while regulating an output voltage to within 40mV in the DDR SDRAM bus terminator applications. It contains a high speed operational amplifier which provides fast load transient response. The UR6515D output termination voltage tracks the reference voltage applied at VREF pin. A resistor divider connected to VIN, GND and VREF pins is used to force the reference voltage to VREF pin. Additional features include current limiting protection and thermal shutdown protection.