Datasheet4U Logo Datasheet4U.com

WV3EG265M64EFSU-D4 - 1GB- 2x64Mx64 DDR SDRAM UNBUFFERED

Description

The WV3EG265M64EFSU is a 2x64Mx64 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM component.

The module consists of sixteen 64Mx8 bit with 4 banks DDR SDRAMs in FBGA packages mounted on a 200 pin substrate.

Synchronous design allows precise cycle control with the use of system clock.

Features

  • Double-data-rate architecture PC2700 and PC2100 Bi-directional data strobes (DQS) Differential clock inputs (CK & CK#) Programmable Read Latency 2, 2.5 (clock) Programmable Burst Length (2,4,8) Programmable Burst type (sequential & interleave) Auto and self refresh, (8K/64ms refresh) Serial presence detect with EEPROM Power supply: VCC/VCCQ: 2.5V ± 0.2V Dual Rank 200 pin SO-DIMM package.
  • Package height options: D4: 31.75 mm (1.25”).
  • This product is subject to change without notice.

📥 Download Datasheet

Datasheet preview – WV3EG265M64EFSU-D4

Datasheet Details

Part number WV3EG265M64EFSU-D4
Manufacturer White Electronic Designs
File Size 186.30 KB
Description 1GB- 2x64Mx64 DDR SDRAM UNBUFFERED
Datasheet download datasheet WV3EG265M64EFSU-D4 Datasheet
Additional preview pages of the WV3EG265M64EFSU-D4 datasheet.
Other Datasheets by White Electronic Designs

Full PDF Text Transcription

Click to expand full text
White Electronic Designs WV3EG265M64EFSU-D4 1GB – 2x64Mx64 DDR SDRAM UNBUFFERED, w/PLL FEATURES Double-data-rate architecture PC2700 and PC2100 Bi-directional data strobes (DQS) Differential clock inputs (CK & CK#) Programmable Read Latency 2, 2.5 (clock) Programmable Burst Length (2,4,8) Programmable Burst type (sequential & interleave) Auto and self refresh, (8K/64ms refresh) Serial presence detect with EEPROM Power supply: VCC/VCCQ: 2.5V ± 0.2V Dual Rank 200 pin SO-DIMM package • Package height options: D4: 31.75 mm (1.25”) * This product is subject to change without notice. DESCRIPTION The WV3EG265M64EFSU is a 2x64Mx64 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM component.
Published: |