WV3EG265M72EFSU-D4 - 1GB - 2x64Mx72 DDR SDRAM

Description

The WV3EG265M72EFSU is a 2x64Mx72 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM components.

The module consists of eighteen 64Mx8 DDR SDRAMs in FBGA packages mounted on a 200 pin FR4 substrate.

RoHS compliant products Ve

Features

Unbuffered 200-pin (SO-DIMM), small-outline, dualin-line module Fast data transfer rate: PC-2100, and PC-2700 Clock speeds of 133MHz, and 166MHz Supports ECC error detection and correction VCC = VCCQ = +2.5V ± 0.2V(133 and 166MHz) Bi-directional data strobes (DQS) Differential clock inputs (CK & CK#) Programmable Read Latency: DDR 266 (2, 2.5 clock), DDR333 (2.5 clock) Programmable Burst Length (2, 4, 8) Programmable Burst type (sequential & interleave) Edge aligned data output, center aligned d.

White Electronic Designs

📥 Download Datasheet

Datasheet Details

Part number	WV3EG265M72EFSU-D4
Manufacturer	White Electronic Designs
File Size	209.35 KB
Description	1GB - 2x64Mx72 DDR SDRAM
Datasheet	WV3EG265M72EFSU-D4 Datasheet
Additional preview pages of the WV3EG265M72EFSU-D4 datasheet.

📁 Similar Datasheet

Other Datasheets by White Electronic Designs

WV3EG265M64EFSU-D4 - 1GB- 2x64Mx64 DDR SDRAM UNBUFFERED
WV3EG264M64EFSU-D4 - 1GB - 2x64Mx64 DDR SDRAM UNBUFFERED
WV3EG264M72ESFR-D4 - 1GB - 2x64Mx72 DDR SDRAM REGISTERED
WV3EG216M64STSU-D4 - 256MB - 2x16Mx64 DDR SDRAM UNBUFFERED
WV3EG232M64EFSU-D4 - 512MB - 2x32Mx64 DDR SDRAM
WV3EG232M64STSU-D4 - 512MB - 2x32Mx64 DDR SDRAM UNBUFFERED
WV3EG128M72EFSR-D3 - 1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL
WV3EG32M64ETSU-D3 - 256MB - 32Mx64 DDR SDRAM UNBUFFERED

Full PDF Text Transcription

Click to expand full text

White Electronic Designs WV3EG265M72EFSU-D4 ADVANCED* 1GB – 2x64Mx72 DDR SDRAM, UNBUFFERED, PLL, FBGA FEATURES Unbuffered 200-pin (SO-DIMM), small-outline, dualin-line module Fast data transfer rate: PC-2100, and PC-2700 Clock speeds of 133MHz, and 166MHz Supports ECC error detection and correction VCC = VCCQ = +2.5V ± 0.2V(133 and 166MHz) Bi-directional data strobes (DQS) Differential clock inputs (CK & CK#) Programmable Read Latency: DDR 266 (2, 2.5 clock), DDR333 (2.5 clock) Programmable Burst Length (2, 4, 8) Programmable Burst type (sequential & interleave) Edge aligned data output, center aligned data input Auto and self refresh, 7.

Published: Oct 13, 2009 |