W986408CH - 2M x 8BIT x 4 BANKS SDRAM

Datasheet Summary

Description

W986408CH is a high speed synchronous dynamic random access memory (SDRAM) , organized as 2M words x 4 banks x 8 bits.

Using pipelined architecture and 0.20um process technology, W986408CH delivers a data bandwidth of up to 133M ( 75) bytes per second.

Features

3.3V ± 0.3V power supply Up to 133MHz clock frequency 2,097,152 words x 4 banks x 8 bits organization Auto Refresh and Self Refresh CAS latency: 2 and 3 Burst Length: 1, 2, 4, 8 , and full page Burst read, Single Writes Mode Byte data controlled by DQM Power-Down Mode Auto-Precharge and controlled precharge 4k refresh cycles / 64ms Interface: LVTTL Package: TSOP II 54.

Winbond

📥 Download Datasheet

Datasheet Details

Part number	W986408CH
Manufacturer	Winbond
File Size	2.16 MB
Description	2M x 8BIT x 4 BANKS SDRAM
Datasheet	W986408CH Datasheet
Additional preview pages of the W986408CH datasheet.

📁 Similar Datasheet

W9830TJ120 - Rectifier Diode (IXYS)
W9830TJ120MBR - Rectifier Diode (IXYS)
W9830TJ150 - Rectifier Diode (IXYS)
W9830TJ150MBR - Rectifier Diode (IXYS)

Other Datasheets by Winbond

W986416CH - 1M x 16 BIT x 4 BANKS SDRAM
W986416DH - 1M x 4 BANKS x 16-BITS SDRAM
W986432AH - 512K x 4 BANKS x 32-BITS SDRAM
W986432DH - 512K 4 BANKS 32 BITS SDRAM
W9864G2GH - 512K X 4 BANKS X 32BITS SDRAM
W9864G2IB - 512K X 4 BANKS X 32BITS SDRAM
W9864G2IH - 512K X 4 BANKS X 32BITS SDRAM
W9864G2JH - 512K X 4 BANKS X 32BITS SDRAM

Full PDF Text Transcription

Click to expand full text

W986408CH 2M x 8 bit x 4 Banks SDRAM Features • • • • • • • • • • • • • 3.3V ± 0.3V power supply Up to 133MHz clock frequency 2,097,152 words x 4 banks x 8 bits organization Auto Refresh and Self Refresh CAS latency: 2 and 3 Burst Length: 1, 2, 4, 8 , and full page Burst read, Single Writes Mode Byte data controlled by DQM Power-Down Mode Auto-Precharge and controlled precharge 4k refresh cycles / 64ms Interface: LVTTL Package: TSOP II 54 pin, 400 mil - 0.80 General Description W986408CH is a high speed synchronous dynamic random access memory (SDRAM) , organized as 2M words x 4 banks x 8 bits. Using pipelined architecture and 0.20um process technology, W986408CH delivers a data bandwidth of up to 133M ( 75) bytes per second.

Published: Apr 17, 2005 |