W986432AH - 512K x 4 BANKS x 32-BITS SDRAM

Datasheet Summary

Description

W986432AH is a high-speed synchronous dynamic random access memory (SDRAM), organized as 512K words × 4 banks × 32 bits.

Using pipelined architecture and 0.20 µm process technology, W986432AH delivers a data bandwidth of up to 732M bytes per second (-55).

Features

3.3V ±0.3V power supply.
524288 words × 4 banks × 32 bits organization.
Auto Refresh and Self Refresh.
CAS latency: 2 and 3.
Burst Length: 1, 2, 4, 8, and full page.
Sequential and Interleave burst.
Burst read, single write operation.
Byte data controlled by DQM.
Power-down Mode.
Auto-precharge and controlled precharge.
4K refresh cycles/64 mS.
Interface: LVTTL.
Packaged in 86-p.

Winbond

📥 Download Datasheet

Datasheet Details

Part number	W986432AH
Manufacturer	Winbond
File Size	1.30 MB
Description	512K x 4 BANKS x 32-BITS SDRAM
Datasheet	W986432AH Datasheet
Additional preview pages of the W986432AH datasheet.

📁 Similar Datasheet

W9830TJ120 - Rectifier Diode (IXYS)
W9830TJ120MBR - Rectifier Diode (IXYS)
W9830TJ150 - Rectifier Diode (IXYS)
W9830TJ150MBR - Rectifier Diode (IXYS)

Other Datasheets by Winbond

W986432DH - 512K 4 BANKS 32 BITS SDRAM
W986408CH - 2M x 8BIT x 4 BANKS SDRAM
W986416CH - 1M x 16 BIT x 4 BANKS SDRAM
W986416DH - 1M x 4 BANKS x 16-BITS SDRAM
W9864G2GH - 512K X 4 BANKS X 32BITS SDRAM
W9864G2IB - 512K X 4 BANKS X 32BITS SDRAM
W9864G2IH - 512K X 4 BANKS X 32BITS SDRAM
W9864G2JH - 512K X 4 BANKS X 32BITS SDRAM

Full PDF Text Transcription

Click to expand full text

W986432AH 512K × 4 BANKS × 32 BITS SDRAM GENERAL DESCRIPTION W986432AH is a high-speed synchronous dynamic random access memory (SDRAM), organized as 512K words × 4 banks × 32 bits. Using pipelined architecture and 0.20 µm process technology, W986432AH delivers a data bandwidth of up to 732M bytes per second (-55). For different application, W986432AH is sorted into four speed grades: -55, -6, -7 and -8. Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated by the SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock cycle.

Published: Apr 17, 2005 |