Datasheet4U Logo Datasheet4U.com

XC9572XL - High Performance CPLD

Datasheet Summary

Description

cations and computing systems.

It is comprised of four 54V18 Function Blocks, providing 1,600 usable gates with propagation delays of 5 ns.

See Figure 2 for overview.

Features

  • 5 ns pin-to-pin logic delays.
  • System frequency up to 178 MHz.
  • 72 macrocells with 1,600 usable gates.
  • Available in small footprint packages - 44-pin PLCC (34 user I/O pins) - 44-pin VQFP (34 user I/O pins) - 48-pin CSP (38 user I/O pins) - 64-pin VQFP (52 user I/O pins) - 100-pin TQFP (72 user I/O pins) - Pb-free available for all packages.
  • Optimized for high-performance 3.3V systems - Low power operation - 5V tolerant I/O pins accept 5V, 3.3V, and 2.

📥 Download Datasheet

Datasheet preview – XC9572XL

Datasheet Details

Part number XC9572XL
Manufacturer Xilinx
File Size 184.29 KB
Description High Performance CPLD
Datasheet download datasheet XC9572XL Datasheet
Additional preview pages of the XC9572XL datasheet.
Other Datasheets by Xilinx

Full PDF Text Transcription

Click to expand full text
0 R XC9572XL High Performance CPLD DS057 (v2.0) April 3, 2007 00 Features • 5 ns pin-to-pin logic delays • System frequency up to 178 MHz • 72 macrocells with 1,600 usable gates • Available in small footprint packages - 44-pin PLCC (34 user I/O pins) - 44-pin VQFP (34 user I/O pins) - 48-pin CSP (38 user I/O pins) - 64-pin VQFP (52 user I/O pins) - 100-pin TQFP (72 user I/O pins) - Pb-free available for all packages • Optimized for high-performance 3.3V systems - Low power operation - 5V tolerant I/O pins accept 5V, 3.3V, and 2.5V signals - 3.3V or 2.5V output capability - Advanced 0.
Published: |