Datasheet4U Logo Datasheet4U.com

ZL30121 - SONET/SDH Low Jitter System Synchronizer

Description

12 1.1 DPLL

Features

  • Supports the requirements of Telcordia GR-253 and GR-1244 for Stratum 3, 4E, 4 and SMC clocks, and the requirements of ITU-T G.781 SETS, G.813 SEC, G.823, G.824 and G.825 clocks.
  • Internal APLL provides standard output clock frequencies up to 622.08 MHz with jitter < 3 ps RMS suitable for GR-253-CORE OC-12 and G.813 STM-16 interfaces.
  • Programmable output synthesizers generate clock frequencies from any multiple of 8 kHz up to 77.76 MHz in addition to 2 kHz.
  • Pr.

📥 Download Datasheet

Datasheet preview – ZL30121

Datasheet Details

Part number ZL30121
Manufacturer Zarlink Semiconductor
File Size 376.73 KB
Description SONET/SDH Low Jitter System Synchronizer
Datasheet download datasheet ZL30121 Datasheet
Additional preview pages of the ZL30121 datasheet.

📁 Similar Datasheet

  • ZL30100 - T1/E1 System Synchronizer (Zarlink Semiconductor Inc)
  • ZL30101 - T1/E1 Stratum 3 System Synchronizer (Zarlink Semiconductor Inc)
  • ZL30106 - SONET/SDH/PDH Network Interface DPLL (Zarlink)
  • ZL30130 - Stratum 2/3/3E System Synchronizer/SETS (Microsemi)
  • ZL30136 - Network Interface Synchronizer (Microsemi)
  • ZL30138 - Stratum 2/3/3E System Synchronizer/SETS (Microsemi)
  • ZL30142 - SyncE SONET/SDH G.8262/Stratum 3 System Synchronizer (Microsemi)
  • ZL30143 - SyncE SONET/SDH G.8262/Stratum3 System Synchronizer/SETS (Microsemi)
  • ZL30145 - SyncE (10 GbE) SONET/SDH Rate Conversion and Jitter Attenuator PLL (Microsemi)
  • ZL30146 - SyncE SONET/SDH Line Card PLL (Microsemi)
Other Datasheets by Zarlink Semiconductor
  • ZL30120 - SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer
  • ZL30122 - SONET/SDH Low Jitter Line Card Synchronizer
  • ZL30123 - Low Jitter Line Card Synchronizer
  • ZL30102 - T1/E1 Stratum 4/4E Redundant System Clock Synchronizer
  • ZL30105 - T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer
  • ZL30107 - GbE Line Card Synchronizer
  • ZL30108 - SONET/SDH Network Interface DPLL
  • ZL30109 - DS1/E1 System Synchronizer

Full PDF Text Transcription

Click to expand full text
ZL30121 SONET/SDH Low Jitter System Synchronizer Data Sheet Features • Supports the requirements of Telcordia GR-253 and GR-1244 for Stratum 3, 4E, 4 and SMC clocks, and the requirements of ITU-T G.781 SETS, G.813 SEC, G.823, G.824 and G.825 clocks • Internal APLL provides standard output clock frequencies up to 622.08 MHz with jitter < 3 ps RMS suitable for GR-253-CORE OC-12 and G.813 STM-16 interfaces • Programmable output synthesizers generate clock frequencies from any multiple of 8 kHz up to 77.
Published: |