ADS6424 Datasheet PDF - Texas Instruments Analog-to-Digital Converters Specs

ADS6424 - Analog-to-Digital Converters

This page provides the datasheet information for the ADS6424, a member of the ADS6422 Analog-to-Digital Converters family.

Datasheet Summary

Description

The ADS6424/ADS6423/ADS6422 (ADS642X) is a family of high performance 12-bit 105/80/65 MSPS quad channel A-D converters.

Serial LVDS data outputs reduce the number of interface lines, resulting in a compact 64-pin QFN package (9 mm × 9 mm) that allows for high system integration density.

Features

1.
12-Bit Resolution With No Missing Codes.
Simultaneous Sample and Hold.
3.5dB Coarse Gain and upto 6dB Programmable Fine Gain for SFDR/SNR TradeOff.
Serialized LVDS Outputs With Programmable Internal Termination Option.
Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Amplitude down to 400 mVPP.
Internal Reference With External Reference Support.
No External Decoupling Required for References.
3.3-V Analog and Digital.

Datasheet Details

Part number	ADS6424
Manufacturer	Texas Instruments
File Size	3.19 MB
Description	Analog-to-Digital Converters
Datasheet	ADS6424 Datasheet
Additional preview pages of the ADS6424 datasheet.

📁 Similar Datasheet

ADS60C100L - 3 Quadrants Triacs (ADV)

ADS60C100S - 3 Quadrants Triacs (ADV)

ADS60C120L - 3 Quadrants Triacs (ADV)

ADS60C120S - 3 Quadrants Triacs (ADV)

ADS60C160L - 3 Quadrants Triacs (ADV)

ADS60C160S - 3 Quadrants Triacs (ADV)

ADS6608A4A - Synchronous DRAM (A-Data Technology)

ADS6616A4A - Synchronous DRAM (A-Data Technology)

ADS6632A4A - Synchronous DRAM (A-Data Technology)

ADS6C60 - 3 Quadrants Triacs (ADV)

Full PDF Text Transcription

Click to expand full text

www.ti.com ADS6424 ADS6423 ADS6422 SLAS532B – MAY 2007 – REVISED DECEMBER 2013 QUAD CHANNEL, 12-BIT, 105/80/65 MSPS ADC WITH SERIAL LVDS INTERFACE Check for Samples: ADS6424, ADS6423, ADS6422 FEATURES 1 • 12-Bit Resolution With No Missing Codes • Simultaneous Sample and Hold • 3.5dB Coarse Gain and upto 6dB Programmable Fine Gain for SFDR/SNR TradeOff • Serialized LVDS Outputs With Programmable Internal Termination Option • Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Amplitude down to 400 mVPP • Internal Reference With External Reference Support • No External Decoupling Required for References • 3.

Published: Mar 6, 2024 |