ADS6443 Datasheet PDF - Texas Instruments Analog-to-Digital Converters Specs

ADS6443 - Analog-to-Digital Converters

This page provides the datasheet information for the ADS6443, a member of the ADS6442 Analog-to-Digital Converters family.

Datasheet Summary

Description

The ADS6445/ADS6444/ADS6443/ADS6442 (ADS644X) is a family of high performance 14-bit 125/105/80/65 MSPS quad channel A-D converters.

Serial LVDS data outputs reduce the number of interface lines, resulting in a compact 64-pin QFN package (9 mm × 9 mm) that allows for high system integration density.

Features

1.
Maximum Sample Rate: 125 MSPS.
14-Bit Resolution with No Missing Codes.
Simultaneous Sample and Hold.
3.5dB Coarse Gain and up to 6dB Programmable Fine Gain for SFDR/SNR Trade-Off.
Serialized LVDS Outputs with Programmable Internal Termination Option.
Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Amplitude down to 400 mVPP.
Internal Reference with External Reference Support.
No External Decoupling Required for Refe.

Datasheet Details

Part number	ADS6443
Manufacturer	Texas Instruments
File Size	3.67 MB
Description	Analog-to-Digital Converters
Datasheet	ADS6443 Datasheet
Additional preview pages of the ADS6443 datasheet.

📁 Similar Datasheet

ADS60C100L - 3 Quadrants Triacs (ADV)

ADS60C100S - 3 Quadrants Triacs (ADV)

ADS60C120L - 3 Quadrants Triacs (ADV)

ADS60C120S - 3 Quadrants Triacs (ADV)

ADS60C160L - 3 Quadrants Triacs (ADV)

ADS60C160S - 3 Quadrants Triacs (ADV)

ADS6608A4A - Synchronous DRAM (A-Data Technology)

ADS6616A4A - Synchronous DRAM (A-Data Technology)

ADS6632A4A - Synchronous DRAM (A-Data Technology)

ADS6C60 - 3 Quadrants Triacs (ADV)

Full PDF Text Transcription

Click to expand full text

ADS6445, ADS6444 ADS6443, ADS6442 www.ti.com SLAS531B – MAY 2007 – REVISED DECEMBER 2009 QUAD CHANNEL, 14-BIT, 125/105/80/65 MSPS ADC WITH SERIAL LVDS OUTPUTS Check for Samples: ADS6445, ADS6444, ADS6443, ADS6442 FEATURES 1 • Maximum Sample Rate: 125 MSPS • 14-Bit Resolution with No Missing Codes • Simultaneous Sample and Hold • 3.5dB Coarse Gain and up to 6dB Programmable Fine Gain for SFDR/SNR Trade-Off • Serialized LVDS Outputs with Programmable Internal Termination Option • Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Amplitude down to 400 mVPP • Internal Reference with External Reference Support • No External Decoupling Required for References • 3.

Published: Mar 6, 2024 |