ADS6444-EP Datasheet PDF - Texas Instruments Analog-to-Digital Converters Specs

ADS6444-EP - Analog-to-Digital Converters

This page provides the datasheet information for the ADS6444-EP, a member of the ADS6445-EP Analog-to-Digital Converters family.

Datasheet Summary

Description

The ADS6445/ADS6444 is a high performance 14 bit 125/105 MSPS quad channel A-D converter.

Serial LVDS data outputs reduce the number of interface lines, resulting in a compact 64-pin QFN package (9 mm × 9 mm) that allows for high system integration density.

Features

1.
Maximum Sample Rate: 125 MSPS.
14-Bit Resolution with No Missing Codes.
Simultaneous Sample and Hold.
3.5-dB Coarse Gain and up to 6-dB Programmable Fine Gain for SFDR/SNR TradeOff.
Serialized LVDS Outputs with Programmable Internal Termination Option.
Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Amplitude Down to 400 mVPP.
Internal Reference with External Reference Support.
No External Decoupling Required for Ref.

Datasheet Details

Part number	ADS6444-EP
Manufacturer	Texas Instruments
File Size	2.55 MB
Description	Analog-to-Digital Converters
Datasheet	ADS6444-EP Datasheet
Additional preview pages of the ADS6444-EP datasheet.

📁 Similar Datasheet

ADS60C100L - 3 Quadrants Triacs (ADV)

ADS60C100S - 3 Quadrants Triacs (ADV)

ADS60C120L - 3 Quadrants Triacs (ADV)

ADS60C120S - 3 Quadrants Triacs (ADV)

ADS60C160L - 3 Quadrants Triacs (ADV)

ADS60C160S - 3 Quadrants Triacs (ADV)

ADS6608A4A - Synchronous DRAM (A-Data Technology)

ADS6616A4A - Synchronous DRAM (A-Data Technology)

ADS6632A4A - Synchronous DRAM (A-Data Technology)

ADS6C60 - 3 Quadrants Triacs (ADV)

Full PDF Text Transcription

Click to expand full text

ADS6445-EP ADS6444-EP www.ti.com SLAS573C – FEBRUARY 2008 – REVISED MAY 2013 QUAD CHANNEL, 14 BIT, 125/105 MSPS ADC WITH SERIAL LVDS OUTPUTS Check for Samples: ADS6445-EP, ADS6444-EP FEATURES 1 • Maximum Sample Rate: 125 MSPS • 14-Bit Resolution with No Missing Codes • Simultaneous Sample and Hold • 3.5-dB Coarse Gain and up to 6-dB Programmable Fine Gain for SFDR/SNR TradeOff • Serialized LVDS Outputs with Programmable Internal Termination Option • Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Amplitude Down to 400 mVPP • Internal Reference with External Reference Support • No External Decoupling Required for References • 3.

Published: Mar 6, 2024 |