AWR1243 - FMCW Transceiver

Description

The AWR1243 device is an integrated single-chip FMCW transceiver capable of operation in the 76- to 81-GHz band.

The device enables unprecedented levels of integration in an extremely small form factor.

Features

FMCW transceiver.
Integrated PLL, transmitter, receiver, Baseband, and ADC.
76- to 81-GHz coverage with 4 GHz available bandwidth.
Four receive channels.
Three transmit channels (two can be used simultaneously).
Ultra-accurate chirp engine based on fractional- N PLL.
TX power: 12 dBm.
RX noise figure:.
14 dB (76 to 77 GHz).
15 dB (77 to 81 GHz).
Phase noise at 1 MHz:.
95 dBc/Hz (.

Texas Instruments

📥 Download Datasheet

Datasheet Details

Part number	AWR1243
Manufacturer	Texas Instruments
File Size	1.94 MB
Description	FMCW Transceiver
Datasheet	AWR1243 Datasheet
Additional preview pages of the AWR1243 datasheet.

📁 Similar Datasheet

AWR0900 - 900 MHz Receiver MMIC (Anadigics)

Other Datasheets by Texas Instruments

AWR1443 - FMCW Radar Sensor
AWR1642 - FMCW Radar sensor
AWR1843 - Single-Chip 77- to 79-GHz FMCW Radar Sensor
AWR2243 - Single-Chip 76- to 81-GHz FMCW Transceiver
AWR2544 - 76-81GHz FMCW Radar SoC
AWR2943 - 76 to 81GHz FMCW Radar Sensor
AWR2944 - 76 to 81GHz FMCW Radar Sensor
AWR2944LC - 76 to 81GHz FMCW Radar Sensor

Full PDF Text Transcription

Click to expand full text

AWR1243 SWRS188D – MAY 2017 – REVISED DECEMBER 2021 AWR1243 Single-Chip 77- and 79-GHz FMCW Transceiver 1 Features • FMCW transceiver – Integrated PLL, transmitter, receiver, Baseband, and ADC – 76- to 81-GHz coverage with 4 GHz available bandwidth – Four receive channels – Three transmit channels (two can be used simultaneously) – Ultra-accurate chirp engine based on fractional- N PLL – TX power: 12 dBm – RX noise figure: • 14 dB (76 to 77 GHz) • 15 dB (77 to 81 GHz) – Phase noise at 1 MHz: • –95 dBc/Hz (76 to 77 GHz) • –93 dBc/Hz (77 to 81 GHz) • Built-in calibration and self-test – Built-in firmware (ROM) – Self-calibrating system across process and temperature • Host interface – Control interface with external processor over SPI – Data interface with external processor over MIPI D-PHY

Published: Aug 3, 2020 |