Datasheet4U Logo Datasheet4U.com

CD74HC109 - Dual J-K Flip-Flop

Datasheet Summary

Description

Asynchronous Set and Reset Schmitt Trigger Clock Inputs TTAyp=ic2a5lofCMAX = 54MHz at VCC = 5V, CL = 15pF, Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs

.

.

.

📥 Download Datasheet

Datasheet preview – CD74HC109

Datasheet Details

Part number CD74HC109
Manufacturer Texas Instruments
File Size 459.30 KB
Description Dual J-K Flip-Flop
Datasheet download datasheet CD74HC109 Datasheet
Additional preview pages of the CD74HC109 datasheet.

📁 Similar Datasheet

  • CD74HC22106 - QMOS 8 x 8 x 1 Crosspoint Switches with Memory Control (Intersil Corporation)
  • CD74HC373 - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373E - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373M - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373M96 - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC393 - Dual 4-Stage Binary Counter (Harris)
  • CD74HC393E - High Speed CMOS Logic Dual 4 -Stage Binary Counter (Harris Corporation)
  • CD74HC393M - High Speed CMOS Logic Dual 4 -Stage Binary Counter (Harris Corporation)
  • CD74HCT393 - Dual 4-Stage Binary Counter (Harris)
  • CD74HCT393E - Dual 4-Stage Binary Counter (Harris Corporation)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
Data sheet acquired from Harris Semiconductor SCHS140E March 1998 - Revised October 2003 CD54HC109, CD74HC109, CD54HCT109, CD74HCT109 Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger [ /Title (CD74H C109, CD74H CT109) /Subject (Dual JK FlipFlop with Set and Reset Features Description • Asynchronous Set and Reset • Schmitt Trigger Clock Inputs • TTAyp=ic2a5lofCMAX = 54MHz at VCC = 5V, CL = 15pF, • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . . -55oC to 125oC The ’HC109 and ’HCT109 are dual J-K flip-flops with set and reset. The flip-flop changes state with the positive transition of Clock (1CP and 2CP).
Published: |