Datasheet4U Logo Datasheet4U.com

CDCL6010 - Clock Multiplier / Distributor / Jitter Cleaner/Buffer

General Description

The CDCL6010 is a high-performance, low phase noise clock multiplier, distributor, jitter cleaner, and low skew buffer.

1.275GHz range.

Key Features

  • 1.
  • 2 Single 1.8V Supply.
  • High-Performance Clock Multiplier, Distributor, Jitter Cleaner, and Buffer With 11 Outputs.
  • Low Output Jitter: 400fs RMS.
  • Output Group Phase Adjustment.
  • Low-Voltage Differential Signaling (LVDS) Input, 100Ω Differential On-Chip Termination, 30MHz to 319MHz Frequency Range.
  • Differential Current Mode Logic (CML) Outputs, 50Ω Single-Ended On-Chip Termination, 15MHz to 1.25GHz Frequency Range.
  • One Dedicated Differ.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CDCLD080 SURFACE MOUNT SILICON CURRENT LIMITING DIODES Central Semiconductor
CDCLD100 SURFACE MOUNT SILICON CURRENT LIMITING DIODES Central Semiconductor
CDCLD120 SURFACE MOUNT SILICON CURRENT LIMITING DIODES Central Semiconductor
CDCLD200 SURFACE MOUNT SILICON CURRENT LIMITING DIODES Central Semiconductor
CDCLD400 SURFACE MOUNT SILICON CURRENT LIMITING DIODES Central Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
CDCL1810 High-Performance Clock Distributor
CDCL1810A High-Performance Clock Distributor
CDCLVC1102 3.3-V and 2.5-V LVCMOS High-Performance Clock Buffer
CDCLVC1103 3.3-V and 2.5-V LVCMOS High-Performance Clock Buffer
CDCLVC1104 3.3-V and 2.5-V LVCMOS High-Performance Clock Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CDCL6010 www.ti.com SLLS780B – FEBRUARY 2007 – REVISED MARCH 2011 1.8V, 11 Output Clock Multiplier, Distributor, Jitter Cleaner, and Buffer Check for Samples: CDCL6010 FEATURES 1 •2 Single 1.8V Supply • High-Performance Clock Multiplier, Distributor, Jitter Cleaner, and Buffer With 11 Outputs • Low Output Jitter: 400fs RMS • Output Group Phase Adjustment • Low-Voltage Differential Signaling (LVDS) Input, 100Ω Differential On-Chip Termination, 30MHz to 319MHz Frequency Range • Differential Current Mode Logic (CML) Outputs, 50Ω Single-Ended On-Chip Termination, 15MHz to 1.