Datasheet4U Logo Datasheet4U.com

LMK00804B - Differential/LVCMOS-to-LVCMOS/TTL Fanout Buffer

General Description

The LMK00804B is a low skew, high performance clock fanout buffer which can distribute up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5V levels) from one of two selectable inputs, which can accept differential or single-ended inputs.

Key Features

  • 1 Four LVCMOS/LVTTL Outputs with 7 Ω Output Impedance.
  • Additive Jitter: 0.04 ps RMS (typ) @ 125 MHz.
  • Noise Floor:.
  • 166 dBc/Hz (typ) @ 125 MHz.
  • Output Frequency: 350 MHz (max).
  • Output Skew: 35 ps (max).
  • Part-to-Part Skew: 700 ps (max).
  • Two Selectable Inputs.
  • CLK, nCLK Pair Accepts LVPECL, LVDS, HCSL, SSTL, LVHSTL, or LVCMOS/LVTTL.
  • LVCMOS_CLK Accepts LVCMOS/LVTTL.
  • Synchronous Clock Enable.
  • Co.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LMK01000 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer National Semiconductor
LMK01010 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer National Semiconductor
LMK01020 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer National Semiconductor
LMK02000 Precision Clock Conditioner National Semiconductor
LMK02002 Precision Clock Conditioner National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
LMK00804B-Q1 1-to-4 High-Performance LVCMOS Fan-Out Buffer and Level Translator
LMK00101 Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator
LMK00105 Ultra-Low Jitter LVCMOS Fanout Buffer and Level Translator
LMK00301 3-GHz 10-Output Ultra-Low Additive Jitter Differential Clock Buffer and Level Translator
LMK00304 3-GHz 4-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community LMK00804B SNAS642A – JUNE 2014 – REVISED JULY 2014 LMK00804B Low Skew, 1-to-4 Multiplexed Differential/LVCMOS-to-LVCMOS/TTL Fanout Buffer 1 Features •1 Four LVCMOS/LVTTL Outputs with 7 Ω Output Impedance – Additive Jitter: 0.04 ps RMS (typ) @ 125 MHz – Noise Floor: –166 dBc/Hz (typ) @ 125 MHz – Output Frequency: 350 MHz (max) – Output Skew: 35 ps (max) – Part-to-Part Skew: 700 ps (max) • Two Selectable Inputs – CLK, nCLK Pair Accepts LVPECL, LVDS, HCSL, SSTL, LVHSTL, or LVCMOS/LVTTL – LVCMOS_CLK Accepts LVCMOS/LVTTL • Synchronous Clock Enable • Core/Output Power Supplies: – 3.3 V/3.3 V – 3.3 V/2.5 V – 3.3 V/1.8 V – 3.3 V/1.