Click to expand full text
Product Folder
Order Now
Technical Documents
Tools & Software
Support & Community
LMK03328
SNAS668D – AUGUST 2015 – REVISED APRIL 2018
LMK03328 Ultra-Low Jitter Clock Generator With Two Independent PLLs, Eight Outputs, Integrated EEPROM
1 Features
•1 Ultra Low Noise, High Performance
– Jitter: 100-fs RMS Typical, FOUT > 100 MHz – PSNR: –80 dBc, Robust Supply Noise
Immunity • Flexible Device Options
– Up to 8 AC-LVPECL, AC-LVDS, AC-CML, HCSL or LVCMOS Outputs, or Any Combination
– Pin Mode, I2C Mode, and EEPROM Mode
– 71-Pin Selectable Pre-Programmed Default Start-Up Options
• Dual Inputs With Automatic or Manual Selection
– Crystal Input: 10 to 52 MHz
– External Input: 1 to 300 MHz • Frequency Margining Options
– Fine Frequency Margining (±50 ppm Typical) Using Low-Cost Pullable Crys