Datasheet4U Logo Datasheet4U.com

LMK04803 - Low-Noise Clock Jitter Cleaner

General Description

The LMK0480x family is the industry's highest performance clock conditioner with superior clock jitter cleaning, generation, and distribution with advanced

Key Features

  • 1 Ultra-Low RMS Jitter Performance.
  • 111 fs RMS Jitter (12 kHz to 20 MHz).
  • 123 fs RMS Jitter (100 Hz to 20 MHz).
  • Dual Loop PLLatinum™ PLL Architecture.
  • PLL1.
  • Integrated Low-Noise Crystal Oscillator Circuit.
  • Holdover Mode when Input Clocks are Lost.
  • Automatic or Manual Triggering/Recovery.
  • PLL2.
  • Normalized PLL Noise Floor of.
  • 227 dBc/Hz.
  • Phase Detector Rate up to 155 MHz.
  • OSCin Frequ.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LMK04800 Low-Noise Clock Jitter Cleaner National Semiconductor
LMK04000 Low-Noise Clock Jitter Cleaner National Semiconductor
LMK04031B Precision Clock Conditioners Low-Noise Clock Jitter Cleaner National Semiconductor Corporation
LMK042 MULTILAYER CERAMIC CAPACITORS Taiyo Yuden
LMK01000 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
LMK04805 Low-Noise Clock Jitter Cleaner
LMK04806 Low-Noise Clock Jitter Cleaner
LMK04808 Low-Noise Clock Jitter Cleaner
LMK04816 Three Input Low-Noise Clock Jitter Cleaner
LMK04821 Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community LMK04803, LMK04805, LMK04806, LMK04808 SNAS489K – MARCH 2011 – REVISED DECEMBER 2014 LMK0480x Low-Noise Clock Jitter Cleaner with Dual Loop PLLs 1 Features •1 Ultra-Low RMS Jitter Performance – 111 fs RMS Jitter (12 kHz to 20 MHz) – 123 fs RMS Jitter (100 Hz to 20 MHz) • Dual Loop PLLatinum™ PLL Architecture • PLL1 – Integrated Low-Noise Crystal Oscillator Circuit – Holdover Mode when Input Clocks are Lost – Automatic or Manual Triggering/Recovery • PLL2 – Normalized PLL Noise Floor of –227 dBc/Hz – Phase Detector Rate up to 155 MHz – OSCin Frequency-Doubler – Integrated Low-Noise VCO • 2 Redundant Input Clocks with LOS – Automatic and Manual Switch-Over Modes • 50 % Duty Cycle Output Divides, 1 to 1