Datasheet4U Logo Datasheet4U.com

SM320C6712-EP - Digital Signal Processor

Datasheet Summary

Description

.

.

.

.

.

.

Features

  • Hardware Support for IEEE Single-Precision and Double-Precision Instructions.
  • Byte-Addressable (8-, 16-, 32-Bit Data).
  • 8-Bit Overflow Protection.
  • Saturation.
  • Bit-Field Extract, Set, Clear.
  • Bit-Counting.
  • Normalization D Device Configuration.
  • Boot Mode: 8- and 16-Bit ROM Boot.
  • Endianness: Little Endian (12/12C) Little Endian, Big Endian (12D) SGUS055.

📥 Download Datasheet

Datasheet preview – SM320C6712-EP

Datasheet Details

Part number SM320C6712-EP
Manufacturer Texas Instruments
File Size 1.44 MB
Description Digital Signal Processor
Datasheet download datasheet SM320C6712-EP Datasheet
Additional preview pages of the SM320C6712-EP datasheet.

📁 Similar Datasheet

  • SM320C - 3.0 AMP SURFACE MOUNT SCHOTTKY BARRIER RECTIFIERS (UNIOHM CORPORATION)
  • SM320C - 3.0 AMP SURFACE MOUNT SCHOTTKY BARRIER RECTIFIERS (GW)
  • SM320C - 3.0AMP Surface Mount Schottky Barrier Rectifiers (LRC)
  • SM320C - 3.0 AMP Surface Mount Schottky Barrier Rectifiers (SeCoS)
  • SM320 - TECHNICAL SPECIFICATIONS OF SURFACE MOUNT SCHOTTKY BARRIER RECTIFIER (Dc Components)
  • SM320 - Advanced Flexible Component Placer (Samsung)
  • SM3200A - Schottky Barrier Rectifiers (Eris)
  • SM3200A - Schottky Barrier Rectifiers (UPM)
  • SM3200A - Schottky Barrier Rectifiers (SeCoS)
  • SM3200A - SCHOTTKY DIODE (AiT Components)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SM320C6712ĆEP, SM320C6712CĆEP, SM320C6712DĆEP FLOATINGĆPOINT DIGITAL SIGNAL PROCESSORS D Controlled Baseline − One Assembly/Test Site, One Fabrication Site D Enhanced Diminishing Manufacturing Sources (DMS) Support D Enhanced Product-Change Notification D Qualification Pedigree† D Low-Price/High-Performance Floating-Point Digital Signal Processors (DSPs): 320C67x (SM320C6712, C6712C, C6712D) − Eight 32-Bit Instructions/Cycle − 100-, 167-MHz Clock Rates − 10-, 6-ns Instruction Cycle Times − 600, 1000 MFLOPS D Advanced Very Long Instruction Word (VLIW) C67x DSP Core − Eight Highly Independent Functional Units: − Four ALUs (Floating- and Fixed-Point) − Two ALUs (Fixed-Point) − Two Multipliers (Floating- and Fixed-Point) − Load-Store Architecture With 32 32-Bit General-Purpose Registers − I
Published: |