Datasheet4U Logo Datasheet4U.com

SN54AC373 - OCTAL D-TYPE TRANSPARENT LATCHES

Description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.

The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

📥 Download Datasheet

📁 Similar Datasheet

  • SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
Other Datasheets by Texas Instruments
  • SN54AC374 - Octal D-Type Edge-Triggered Flip-Flops
  • SN54AC32 - Quadruple 2-Input Positive-or Gates
  • SN54AC00 - Quadruple 2-Input Positive-NAND Gates
  • SN54AC00-SP - Quad 2 Input NAND Gate
  • SN54AC02-SP - QUADRUPLE 2-INPUT POSITIVE-NOR GATES
  • SN54AC04 - Hex Inverters
  • SN54AC08 - QUADRUPLE 2-INPUT POSITIVE-AND GATES
  • SN54AC10 - Triple 3-Input Positive-NAND Gates

Full PDF Text Transcription

Click to expand full text
SN54AC373, SN74AC373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SCAS540C – OCTOBER 1995 – REVISED SEPTEMBER 2002 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 9.5 ns at 5 V D 3-State Noninverting Outputs Drive Bus Lines Directly D Full Parallel Access for Loading description/ordering information These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight latches are D-type transparent latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs.
Published: |