Datasheet4U Logo Datasheet4U.com

SN54F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE

Datasheet Summary

Description

These devices contain three independent 3-input NAND gates.

B

C or Y = A + B + C in positive logic.

55°C to 125°C.

📥 Download Datasheet

Datasheet preview – SN54F10

Datasheet Details

Part number SN54F10
Manufacturer Texas Instruments
File Size 908.38 KB
Description TRIPLE 3-INPUT POSITIVE-NAND GATE
Datasheet download datasheet SN54F10 Datasheet
Additional preview pages of the SN54F10 datasheet.

📁 Similar Datasheet

  • SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
Other Datasheets by Texas Instruments
  • SN54F109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP
  • SN54F11 - Triple 3-Input AND Gate
  • SN54F138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
  • SN54F151B - 1-of-8 Data Selector/Multiplexer
  • SN54F153 - Dual 1-of-4 Data Selectors/Multiplexer
  • SN54F157A - Quadruple 2-Line To 1-Line Data Selectors/Multiplexer
  • SN54F158A - Quadruple 2-Line To 1-Line Data Selectors/Multiplexers
  • SN54F00 - QUADRUPLE 2-INPUT POSITIVE-NAND GATES

Full PDF Text Transcription

Click to expand full text
• Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devices contain three independent 3-input NAND gates. They perform the Boolean functions Y = A • B • C or Y = A + B + C in positive logic. The SN54F10 is characterized for operation over the full military temperature range of – 55°C to 125°C. The SN74F10 is characterized for operation from 0°C to 70°C. FUNCTION TABLE (each gate) INPUTS A B C H H H L X X X L X X X L OUTPUT Y L H H H logic symbol† 1 1A & 2 1B 13 1C 3 2A 4 2B 5 2C 9 3A 10 3B 11 3C 12 1Y 6 2Y 8 3Y † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.
Published: |