SN74ALVC10 Datasheet PDF (TRIPLE 3-INPUT POSITIVE-NAND GATE)

SN74ALVC10 - TRIPLE 3-INPUT POSITIVE-NAND GATE

Description

This triple 3-input positive-NAND gate is designed for 1.65-V to 3.6-V VCC operation.

C or Y = A + B + C in positive logic.

Features

Operates From 1.65 V to 3.6 V.
Max tpd of 3 ns at 3.3 V.
±24-mA Output Drive at 3.3 V.
Latch-Up Performance Exceeds 250 mA Per JESD 17.
ESD Protection Exceeds JESD 22.
2000-V Human-Body Model (A114-A).
200-V Machine Model (A115-A).
1000-V Charged-Device Model (C101) SN74ALVC10 TRIPLE 3-INPUT.

Datasheet Details

Part number	SN74ALVC10
Manufacturer	Texas Instruments
File Size	618.38 KB
Description	TRIPLE 3-INPUT POSITIVE-NAND GATE
Datasheet	SN74ALVC10 Datasheet
Additional preview pages of the SN74ALVC10 datasheet.

📁 Similar Datasheet

SN74101 - AND-OR Gate (ETC)

SN74102 - AND Gate (ETC)

SN74103 - Dual J-K Flip-Flop (ETC)

SN74106 - Dual J-K Flip-Flop (ETC)

SN74108 - Dual J-K Flip Flop (ETC)

SN7411 - Triple 3-Input AND (ETC)

SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)

SN74124 - Dual Voltage Controlled Oscillators (ETC)

SN7415 - Triple 3 Input AND Gate (Motorola)

SN74381 - integrated circuits (ETC)

Full PDF Text Transcription

Click to expand full text

www.ti.com FEATURES • Operates From 1.65 V to 3.6 V • Max tpd of 3 ns at 3.3 V • ±24-mA Output Drive at 3.3 V • Latch-Up Performance Exceeds 250 mA Per JESD 17 • ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) – 1000-V Charged-Device Model (C101) SN74ALVC10 TRIPLE 3-INPUT POSITIVE-NAND GATE SCES106H – JULY 1997 – REVISED OCTOBER 2004 D, DGV, NS, OR PW PACKAGE (TOP VIEW) 1A 1 1B 2 2A 3 2B 4 2C 5 2Y 6 GND 7 14 VCC 13 1C 12 1Y 11 3C 10 3B 9 3A 8 3Y DESCRIPTION/ORDERING INFORMATION This triple 3-input positive-NAND gate is designed for 1.65-V to 3.6-V VCC operation. The SN74ALVC10 performs the Boolean function Y = A • B • C or Y = A + B + C in positive logic.

Published: Feb 6, 2025 |