Datasheet4U Logo Datasheet4U.com

SN74AUP1G17 - Low-Power Single Schmitt-Trigger Buffer

General Description

The AUP family of devices is TI's premier solution to the industry's low-power needs in battery-powered portable applications.

This family ensures a very low static- and dynamic-power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in increased battery life.

Key Features

  • 1 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II.
  • ESD Performance Tested Per JESD 22.
  • 2000-V Human-Body Model (A114-B, Class II).
  • 1000-V Charged-Device Model (C101).
  • Available in the Texas Instruments NanoStar™ Package.
  • Low Static-Power Consumption (ICC = 0.9 µA Maximum).
  • Low Dynamic-Power Consumption (Cpd = 4.4 pF Typical at 3.3 V).
  • Low Input Capacitance (Ci = 1.5 pF Typical).
  • Low Noise.
  • Oversho.

📥 Download Datasheet

Other Datasheets by Texas Instruments

Part Number Description
SN74AUP1G17-EP Low-Power Single Schmitt-Trigger Buffer
SN74AUP1G125 Low-Power Single Bus Buffer Gate
SN74AUP1G126 Low-Power Single Bus Buffer Gate
SN74AUP1G14 Low-Power Single Schmitt-Trigger Inverter
SN74AUP1G00 Low-Power Single 2-Input Positive-NAND Gate
SN74AUP1G02 Low-Power Single 2-Input Positive-NOR Gate
SN74AUP1G04 Low-Power Single Inverter Gate
SN74AUP1G06 Low-Power Single Inverter
SN74AUP1G07 Low-Power Single Buffer/Driver
SN74AUP1G08 Low-Power Single 2-Input Positive-AND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Order Now Technical Documents Tools & Software Support & Community SN74AUP1G17 SCES579J – JUNE 2004 – REVISED SEPTEMBER 2017 SN74AUP1G17 Low-Power Single Schmitt-Trigger Buffer 1 Features •1 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II • ESD Performance Tested Per JESD 22 – 2000-V Human-Body Model (A114-B, Class II) – 1000-V Charged-Device Model (C101) • Available in the Texas Instruments NanoStar™ Package • Low Static-Power Consumption (ICC = 0.9 µA Maximum) • Low Dynamic-Power Consumption (Cpd = 4.4 pF Typical at 3.3 V) • Low Input Capacitance (Ci = 1.5 pF Typical) • Low Noise – Overshoot and Undershoot <10% of VCC • Ioff Supports Partial-Power-Down Mode Operation • Includes Schmitt-Trigger Inputs • Wide Operating VCC Range of 0.8 V to 3.