Datasheet4U Logo Datasheet4U.com

SN75518 - Vacuum Fluorescent Display Drivers

Datasheet Summary

Description

The SN65518 and SN75518 are monolithic BIDFET† integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display.

Each device consists of a 32-bit shift register, 32 latches, and 32 output AND gates.

📥 Download Datasheet

Datasheet preview – SN75518

Datasheet Details

Part number SN75518
Manufacturer Texas Instruments
File Size 130.58 KB
Description Vacuum Fluorescent Display Drivers
Datasheet download datasheet SN75518 Datasheet
Additional preview pages of the SN75518 datasheet.

📁 Similar Datasheet

  • SN755723FT - CMOS 40-Bit Anode/Grid Driver (ETC)
  • SN755864APZP - SN755864APZP (ETC)
  • SN755866PZP - SN755866PZP (ETC)
  • SN755870KPZT - Plasma Display Panel IC (ETC)
  • SN7500 - Pulse Width Modulation (KODENSHI)
  • SN7500P - Pulse Width Modulation (KODENSHI)
  • SN75173 - Quad EIA-485 Line Receivers (Motorola)
  • SN75175 - QUAD EIA-485 LINE RECEIVER (Motorola)
  • SN75175 - Quad EIA-485 Line Receivers (Motorola)
  • SN75175D - QUAD EIA-485 LINE RECEIVER (Motorola)
Other Datasheets by Texas Instruments
  • SN75512B - Vacuum Fluorescent Display Drivers
  • SN75512C - Vacuum Fluorescent Display Drivers
  • SN75555 - Electroluminescent Column Drivers
  • SN75556 - Electroluminescent Column Drivers
  • SN75061 - Driver-Receiver Pair
  • SN75076B - Differential Bus Transceivers
  • SN75107A - DUAL LINE RECEIVERS
  • SN75107B - DUAL LINE RECEIVERS

Full PDF Text Transcription

Click to expand full text
ą • Each Device Drives 32 Lines • 60-V Output Voltage Swing Capability • 25-mA Output Source Current Capability • High-Speed Serially Shifted Data Input • Latches on All Driver Outputs description The SN65518 and SN75518 are monolithic BIDFET† integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display. Each device consists of a 32-bit shift register, 32 latches, and 32 output AND gates. Serial data is entered into the shift register on the low-to-high transition of CLOCK. While LATCH ENABLE is high, parallel data is transferred to the output buffers through a 32-bit latch. Data present in the latch during the high-to-low transition of LATCH ENABLE is latched. When STROBE is low, all Q outputs are enabled. When STROBE is high, all Q outputs are low.
Published: |