Datasheet4U Logo Datasheet4U.com

TDA4AP-Q1 - Jacinto Processors

Download the TDA4AP-Q1 datasheet PDF. This datasheet also covers the TDA4VH-Q1 variant, as both devices belong to the same jacinto processors family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • Processor cores:.
  • Up to Four C7x floating point, vector DSP, up to 1.0 GHz, 320 GFLOPS, 1024 GOPS.
  • Up to Four Deep-learning matrix multiply accelerator (MMAv2), up to 32 TOPS (8b) at 1.0 GHz.
  • Two Vision Processing Accelerators (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators.
  • Depth and Motion Processing Accelerators (DMPAC).
  • Eight Arm® Cortex®-A72 microprocessor subsystem at up to 2.0 GHz.
  • 2MB shared L2 cache p.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TDA4VH-Q1-etcTI.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
TDA4001 AM Receiver IC with Demodulator Infineon
TDA4010 AM RECEIVER Infineon Technologies
TDA4050B Infrarot-Vorverstarker Siemens Semiconductor
TDA4092 5 BIT BINARY TO 7-SEGMENT DECODER DRIVER ST Microelectronics
TDA4173 TV Vertical Deflection Output Amplifier Vishay Telefunken

Other Datasheets by Texas Instruments

Part Number Description
TDA4AH-Q1 Jacinto Processors
TDA4VH-Q1 Jacinto Processors
TDA4VM Automotive Processor
TDA4VM-Q1 Automotive Processor
TDA4VP-Q1 Jacinto Processors

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TDA4VH-Q1, TDA4AH-Q1, TDA4VP-Q1, TDA4AP-Q1 SPRSP79B – FEBRUARY 2023 – REVISED DECEMBER 2023 TDA4VH-Q1, TDA4AH-Q1, TDA4VP-Q1, TDA4AP-Q1 Jacinto™ Processors 1 Features Processor cores: • Up to Four C7x floating point, vector DSP, up to 1.0 GHz, 320 GFLOPS, 1024 GOPS • Up to Four Deep-learning matrix multiply accelerator (MMAv2), up to 32 TOPS (8b) at 1.0 GHz • Two Vision Processing Accelerators (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators • Depth and Motion Processing Accelerators (DMPAC) • Eight Arm® Cortex®-A72 microprocessor subsystem at up to 2.0 GHz – 2MB shared L2 cache per quad-core Cortex®A72 cluster – 32KB L1 DCache and 48KB L1 ICache per Cortex®-A72 core • Eight Arm® Cortex®-R5F MCUs at up to 1.