TMS626812 Overview
The TMS626812 is a high-speed 16 777 216-bit synchronous dynamic random access memory (SDRAM) device organized as two banks of 1 048 576 words with eight bits per word. All inputs and outputs of the TMS626812 series are patible with the LVTTL interface. PRODUCTION DATA information is current as of publication date.