TPIC5421L Datasheet PDF (logic-level power DMOS array) | Download Texas Instruments TPIC5421L

TPIC5421L - logic-level power DMOS array

Description

The TPIC5421L is a monolithic gate-protected logic-level power DMOS array that consists of four electrically isolated N-channel enhancementmode DMOS transistors, two of which are configured with common source.

Features

integrated high-current zener diodes (ZCXa and ZCXb) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-kΩ resistor. The TPIC5421L is offered in a 20-pin wide-body surface-mount (DW) package and a 16-pin thermally-enhanced dual-in-line (NE) package and is characterized for operation over the case temperature of.
40°C to 125.

Datasheet Details

Part number	TPIC5421L
Manufacturer	Texas Instruments
File Size	286.89 KB
Description	logic-level power DMOS array
Datasheet	TPIC5421L Datasheet
Additional preview pages of the TPIC5421L datasheet.

📁 Similar Datasheet

TPI - Tripolar protection (STMicroelectronics)

TPI-0805MH - Multilayer Ceramic SMD Varistor (ETC)

TPI-0805ML - Multilayer Ceramic SMD Varistor (ETC)

TPI-1206MH - Multilayer Ceramic SMD Varistor (ETC)

TPI-1812MH - Multilayer Ceramic SMD Varistor (ETC)

TPI-2220MH - Multilayer Ceramic SMD Varistor (ETC)

TPI0505S - 1W 3KVDC Isolation & Regulated Dual Output DC-DC Converters (TOPPOWER)

TPI0505S-2W - 2W 3KVDC Isolation & Regulated Dual Output DC-DC Converters (TOPPOWER)

TPI0509S - 1W 3KVDC Isolation & Regulated Dual Output DC-DC Converters (TOPPOWER)

TPI0509S-2W - 2W 3KVDC Isolation & Regulated Dual Output DC-DC Converters (TOPPOWER)

Full PDF Text Transcription

Click to expand full text

ą • Low rDS(on) . . . 0.4 Ω Typ • Voltage Output . . . 60 V • Input Protection Circuitry . . . 18 V • Pulsed Current . . . 3 A Per Channel • Extended ESD Capability . . . 4000 V • Direct Logic-Level Interface description The TPIC5421L is a monolithic gate-protected logic-level power DMOS array that consists of four electrically isolated N-channel enhancementmode DMOS transistors, two of which are configured with common source. Each transistor features integrated high-current zener diodes (ZCXa and ZCXb) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-kΩ resistor.

Published: Sep 22, 2019 |