Download TPIC5421L Datasheet PDF
TPIC5421L page 2
Page 2
TPIC5421L page 3
Page 3

TPIC5421L Description

The TPIC5421L is a monolithic gate-protected logic-level power DMOS array that consists of four electrically isolated N-channel enhancementmode DMOS transistors, two of which are configured with mon source.

TPIC5421L Key Features

  • OCTOBER 1994
  • REVISED OCTOBER 1995
  • No internal connection
  • POST OFFICE BOX 655303 DALLAS, TEXAS 75265 -POST OFFICE BOX 1443 HOUSTON, TEXAS 77251-1443
  • OCTOBER 1994
  • REVISED OCTOBER 1995