Datasheet4U Logo Datasheet4U.com

74AHCT30BQ - 8-input NAND gate

This page provides the datasheet information for the 74AHCT30BQ, a member of the 74AHC30 8-input NAND gate family.

Description

The 74AHC30; 74AHCT30 is a high-speed Si-gate CMOS device and is pin compatible with Lowpower Schottky TTL (LSTTL).

It is specified in compliance with JEDEC standard No.

7-A.

Features

  • Balanced propagation delays.
  • All inputs have Schmitt-trigger actions.
  • Inputs accept voltages higher than VCC.
  • Input levels:.
  • For 74AHC30: CMOS level.
  • For 74AHCT30: TTL level.
  • ESD protection:.
  • HBM JESD22-A114E exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • CDM JESD22-C101C exceeds 1000 V.
  • Multiple package options.
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C 3. Ordering informat.

📥 Download Datasheet

Datasheet preview – 74AHCT30BQ

Datasheet Details

Part number 74AHCT30BQ
Manufacturer nexperia
File Size 250.84 KB
Description 8-input NAND gate
Datasheet download datasheet 74AHCT30BQ Datasheet
Additional preview pages of the 74AHCT30BQ datasheet.

📁 Similar Datasheet

Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74AHC30; 74AHCT30 8-input NAND gate Rev. 5 — 6 May 2020 Product data sheet 1. General description The 74AHC30; 74AHCT30 is a high-speed Si-gate CMOS device and is pin compatible with Lowpower Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC30; 74AHCT30 provides an 8-input NAND function. 2. Features and benefits • Balanced propagation delays • All inputs have Schmitt-trigger actions • Inputs accept voltages higher than VCC • Input levels: • For 74AHC30: CMOS level • For 74AHCT30: TTL level • ESD protection: • HBM JESD22-A114E exceeds 2000 V • MM JESD22-A115-A exceeds 200 V • CDM JESD22-C101C exceeds 1000 V • Multiple package options • Specified from -40 °C to +85 °C and -40 °C to +125 °C 3. Ordering information Table 1.
Published: |