Datasheet4U Logo Datasheet4U.com

74AHCT377-Q100 - Octal D-type flip-flop

This page provides the datasheet information for the 74AHCT377-Q100, a member of the 74AHC377-Q100 Octal D-type flip-flop family.

Description

The 74AHC377-Q100; 74AHCT377-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).

It is specified in compliance with JEDEC standard No.

7-A.

Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from 40 C to +85 C and from 40 C to +125 C.
  • Balanced propagation delays.
  • All inputs have Schmitt-trigger actions.
  • Inputs accept voltages higher than VCC.
  • Ideal for addressable register.

📥 Download Datasheet

Datasheet preview – 74AHCT377-Q100

Datasheet Details

Part number 74AHCT377-Q100
Manufacturer nexperia
File Size 715.44 KB
Description Octal D-type flip-flop
Datasheet download datasheet 74AHCT377-Q100 Datasheet
Additional preview pages of the 74AHCT377-Q100 datasheet.

📁 Similar Datasheet

Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74AHC377-Q100; 74AHCT377-Q100 Octal D-type flip-flop with data enable; positive-edge trigger Rev. 1 — 3 December 2013 Product data sheet 1. General description The 74AHC377-Q100; 74AHCT377-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC377-Q100; 74AHCT377-Q100 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. A common clock input (CP) loads all flip-flops simultaneously when the data enable input (E) is LOW. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the flip-flop.
Published: |