Datasheet4U Logo Datasheet4U.com

74ALVC74 - Dual D-type flip-flop

Datasheet Summary

Description

The 74ALVC74 is a dual positive edge triggered, D-type flip-flop.

It has individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs.

The set and reset are asynchronous active LOW inputs that operate independently of the clock input.

Features

  • Wide supply voltage range from 1.65 V to 3.6 V.
  • Complies with JEDEC standard:.
  • JESD8-7 (1.65 to 1.95 V).
  • JESD8-5 (2.3 to 2.7 V).
  • JESD8B (2.7 to 3.6 V).
  • 3.6 V tolerant inputs/outputs.
  • CMOS low power consumption.
  • Direct interface with TTL levels (2.7 V to 3.6 V).
  • Power-down mode.
  • Latch-up performance exceeds 250 mA.
  • ESD protection:.
  • HBM JESD22-A114E exceeds 2000 V.
  • MM JESD22-A115-A.

📥 Download Datasheet

Datasheet preview – 74ALVC74

Datasheet Details

Part number 74ALVC74
Manufacturer nexperia
File Size 253.90 KB
Description Dual D-type flip-flop
Datasheet download datasheet 74ALVC74 Datasheet
Additional preview pages of the 74ALVC74 datasheet.

📁 Similar Datasheet

  • 74ALVC74 - Dual D-type flip-flop (NXP)
  • 74ALVC00 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74ALVC00 - Low Voltage Quad 2-Input NAND Gate (ON Semiconductor)
  • 74ALVC02 - Quad 2-input NOR gate (NXP)
  • 74ALVC04 - Hex inverter (Philips)
  • 74ALVC08 - Low Voltage Quad 2-Input AND Gate (Fairchild Semiconductor)
  • 74ALVC125 - Quad buffer/line driver (NXP)
  • 74ALVC132 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74ALVC162240 - Low Voltage 16-Bit Inverting Buffer/Line Driver (Fairchild Semiconductor)
  • 74ALVC162244 - Low Voltage 16-Bit Buffer/Line Driver (Fairchild Semiconductor)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74ALVC74 Dual D-type flip-flop with set and reset; positive-edge trigger Rev. 6 — 27 July 2021 Product data sheet 1. General description The 74ALVC74 is a dual positive edge triggered, D-type flip-flop. It has individual data (nD) inputs, clock (nCP) inputs, set (nSD) and (nRD) inputs, and complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs that operate independently of the clock input. Information on the data input is transferred to the nQ output on the LOW-to-HIGH transition of the clock pulse. The nD inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. 2.
Published: |