Datasheet4U.com

74AUP1T50 - Low-power buffer

Product Overview

nexperia

📥 Download Datasheet

74AUP1T50 Low-power buffer by nexperia - Datasheet Preview — Datasheet preview – 74AUP1T50

Datasheet Details

Part number	74AUP1T50
Manufacturer	nexperia
File Size	231.56 KB
Description	Low-power buffer
Datasheet	74AUP1T50 Datasheet
Additional preview pages of the 74AUP1T50 datasheet.

Product details

Description

The 74AUP1T50 provides the single buffer function.

This device ensures a very low static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V.

Features

Wide supply voltage range from 2.3 V to 3.6 V.
High noise immunity.
ESD protection:.
HBM JESD22-A114F Class 3A exceeds 5000 V.
CDM JESD22-C101E exceeds 1000 V.
Low static power consumption; ICC = 1.5 μA (maximum).
Latch-up performance exceeds 100 mA per JESD 78 Class II.
Inputs accept voltages up to 3.6 V.
Low noise overshoot and undershoot < 10 % of VCC.
IOFF circuitry provides partial power-down mode ope.

📁 Similar Datasheet

74AUP1T57 - Low-power Configurable Gate (NXP)
74AUP1T58 - Low-power Configurable Gate (NXP)
74AUP1T97 - Low Power Configurable Gate (Fairchild Semiconductor)
74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
74AUP1G00 - SINGLE 2 INPUT POSITIVE NAND GATE (Diodes)
74AUP1G02 - Low-power 2-input NOR gate (NXP)
74AUP1G02 - SINGLE 2 INPUT POSITIVE NOR GATE (Diodes)
74AUP1G04 - Low-power inverter (NXP Semiconductors)

Other Datasheets by nexperia

74AUP1T57 - Low-power configurable gate
74AUP1T58 - Low-power configurable gate
74AUP1T00 - Low-power 2-input NAND gate
74AUP1T02 - Low-power 2-input NOR gate
74AUP1T04 - Low-power inverter
74AUP1T08 - Low-power 2-input AND gate

Published: Jul 25, 2019 |