Datasheet4U Logo Datasheet4U.com

74HC158 - Quad 2-input multiplexer

General Description

The 74HC158 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL).

The 74HC158 is specified in compliance with JEDEC standard no.

7A.

Key Features

  • Low-power dissipation.
  • Inverting data path.
  • Complies with JEDEC standard no. 7A.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2 000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • Multiple package options.
  • Specified from.
  • 40° C to +85 °C and.
  • 40 °C to +125 °C Nexperia 3. Ordering information Table 1. Ordering information Type number Package Temperature range 74HC158D 40 C to +125 C Name SO16 4. Functional diagram 74HC158 Quad 2-input multiple.

📥 Download Datasheet

Datasheet Details

Part number 74HC158
Manufacturer Nexperia
File Size 683.63 KB
Description Quad 2-input multiplexer
Datasheet download datasheet 74HC158 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC158 Quad 2-input multiplexer; inverting Rev. 4 — 23 December 2015 Product data sheet 1. General description The 74HC158 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC158 is specified in compliance with JEDEC standard no. 7A. The 74HC158 is a quad 2-input multiplexer which select 4 bits of data from two sources and are controlled by a common data select input (S). The four outputs present the selected data in the inverted form. The enable input (E) is active LOW. When E is HIGH, all the outputs (1Y to 4Y) are forced HIGH regardless of all other input conditions. Moving the data from two groups of registers to four common output buses is a common use of the 74HC158.