Datasheet4U Logo Datasheet4U.com

74HC158 - Quad 2-input multiplexer

Datasheet Summary

Description

The 74HC158 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL).

The 74HC158 is specified in compliance with JEDEC standard no.

7A.

Features

  • Low-power dissipation.
  • Inverting data path.
  • Complies with JEDEC standard no. 7A.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2 000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • Multiple package options.
  • Specified from.
  • 40° C to +85 °C and.
  • 40 °C to +125 °C Nexperia 3. Ordering information Table 1. Ordering information Type number Package Temperature range 74HC158D 40 C to +125 C Name SO16 4. Functional diagram 74HC158 Quad 2-input multiple.

📥 Download Datasheet

Datasheet preview – 74HC158

Datasheet Details

Part number 74HC158
Manufacturer nexperia
File Size 683.63 KB
Description Quad 2-input multiplexer
Datasheet download datasheet 74HC158 Datasheet
Additional preview pages of the 74HC158 datasheet.

📁 Similar Datasheet

  • 74HC158 - Quad 2-input multiplexer inverting (Philips)
  • 74HC158 - High Speed CMOS Logic Quad 2-Input Multiplexers (Harris)
  • 74HC158 - Quad 2-Input Multiplexers (Texas Instruments)
  • 74HC151 - 8-Line To 1-Line Data Selectors/Multiplexers (Texas Instruments)
  • 74HC151 - 8-input multiplexer (Philips)
  • 74HC151-Q100 - 8-input multiplexer (NXP)
  • 74HC151D - 8-Channel Multiplexer (Toshiba)
  • 74HC151D-Q100 - 8-input multiplexer (NXP)
  • 74HC151PW-Q100 - 8-input multiplexer (NXP)
  • 74HC152 - 1-of-8-line Data Selector/Multiplexer (Renesas Technology)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC158 Quad 2-input multiplexer; inverting Rev. 4 — 23 December 2015 Product data sheet 1. General description The 74HC158 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC158 is specified in compliance with JEDEC standard no. 7A. The 74HC158 is a quad 2-input multiplexer which select 4 bits of data from two sources and are controlled by a common data select input (S). The four outputs present the selected data in the inverted form. The enable input (E) is active LOW. When E is HIGH, all the outputs (1Y to 4Y) are forced HIGH regardless of all other input conditions. Moving the data from two groups of registers to four common output buses is a common use of the 74HC158.
Published: |