Datasheet4U Logo Datasheet4U.com

74HC374D - Octal D-type flip-flop

This page provides the datasheet information for the 74HC374D, a member of the 74HC374 Octal D-type flip-flop family.

Datasheet Summary

Description

The 74HC374; 74HCT374 is an octal positive-edge triggered D-type flip-flop with 3-state outputs.

Features

  • Wide supply voltage range from 2.0 to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Input levels:.
  • For 74HC374: CMOS level.
  • For 74HCT374: TTL level.
  • Octal bus interface.
  • Non-inverting 3-state outputs.
  • 8-bit positive, edge-triggered register.
  • Common 3-state output enable input.
  • Independent register and 3-state buffer operation.
  • Complies with JEDEC standards.
  • JESD8C (2.7.

📥 Download Datasheet

Datasheet preview – 74HC374D

Datasheet Details

Part number 74HC374D
Manufacturer nexperia
File Size 255.15 KB
Description Octal D-type flip-flop
Datasheet download datasheet 74HC374D Datasheet
Additional preview pages of the 74HC374D datasheet.

📁 Similar Datasheet

  • 74HC374D - Octal D-Type Flip-Flop (Toshiba)
  • 74HC374 - Octal 3-State Non-Inverting D Flip-Flop (ON Semiconductor)
  • 74HC374 - Octal Edge-Triggered D-Type Flip-Flops (Texas Instruments)
  • 74HC374A - Octal 3-State Non-Inverting D Flip-Flop (Motorola)
  • 74HC373 - Octal Transparent D-Type Latches (Texas Instruments)
  • 74HC373 - Octal D-type transparent latch (NXP)
  • 74HC373D - Octal D-Type Latch (Toshiba)
  • 74HC377 - Octal D-type flip-flop (NXP)
  • 74HC377 - Octal D-Type Flip-Flop (Texas Instruments)
  • 74HC30 - 8-Input NAND Gate (Texas Instruments)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74HC374; 74HCT374 Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 5 — 7 September 2021 Product data sheet 1. General description The 74HC374; 74HCT374 is an octal positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. Inputs also include clamp diodes, this enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits • Wide supply voltage range from 2.
Published: |