Datasheet4U Logo Datasheet4U.com

74HCS165 - 8-bit parallel-in/serial out shift register

General Description

The 74HCS165 is an 8-bit serial or parallel-in/serial-out shift register.

Key Features

  • Wide supply voltage range from 2.0 V to 6.0 V.
  • Schmitt-trigger inputs.
  • Low power consumption.
  • Typical supply current (ICC) of 100 nA.
  • Typical input leakage current (II) of ±10 nA.
  • ±7.8 mA output drive at 6 V.
  • 8-bit serial input and 8-bit serial or parallel output.
  • Storage register with 3-state outputs.
  • Shift register with direct clear.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.

📥 Download Datasheet

Datasheet Details

Part number 74HCS165
Manufacturer Nexperia
File Size 343.30 KB
Description 8-bit parallel-in/serial out shift register
Datasheet download datasheet 74HCS165 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC00 QUADRUPLE 2-INPUT NAND GATES Diodes
74HC00 Quad 2-input NAND gate NXP
74HC00D Quad 2-Input NAND Gate Toshiba
74HC00S14 QUADRUPLE 2-INPUT NAND GATES Diodes
74HC00T14 QUADRUPLE 2-INPUT NAND GATES Diodes

Other Datasheets by Nexperia

Part Number Description
74HCS16507-Q100 8-bit parallel-load shift register
74HCS126 Quad buffer/line driver
74HCS02 Quad 2-input NOR gate
74HCS05 Hex inverter
74HC00 Quad 2-input NAND gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HCS165 8-bit parallel-in/serial out shift register with Schmitt-trigger inputs Rev. 1 — 5 June 2025 Product data sheet 1. General description The 74HCS165 is an 8-bit serial or parallel-in/serial-out shift register. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and Q7). When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When PL is HIGH data enters the register serially at DS. When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on CE will disable the CP input. Inputs include clamp diodes.