Datasheet4U Logo Datasheet4U.com

74HCT138PW - 3-to-8 line decoder/demultiplexer

Download the 74HCT138PW datasheet PDF. This datasheet also covers the 74HC138 variant, as both devices belong to the same 3-to-8 line decoder/demultiplexer family and are provided as variant models within a single manufacturer datasheet.

General Description

The 74HC138; 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7).

Key Features

  • Wide supply voltage range from 2.0 to 6.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
  • Demultiplexing capability.
  • Multiple input enable for easy expansion.
  • Ideal for memory chip select decoding.
  • Active LOW mutually exclusive outputs.
  • Input levels:.
  • For 74HC138: CMOS level.
  • For 74HCT138: TTL level.
  • Complies with JEDEC.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74HC138-nexperia.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number 74HCT138PW
Manufacturer Nexperia
File Size 269.86 KB
Description 3-to-8 line decoder/demultiplexer
Datasheet download datasheet 74HCT138PW Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HCT138 3-to-8 line decoder/demultiplexer NXP
74HCT138 3 TO 8 LINE DECODER DEMULTIPLEXER Diodes
74HCT132 Quad 2-input NAND Schmitt trigger NXP
74HCT132A Quad 2-Input NAND Gate ON Semiconductor
74HCT137 3-to-8 line decoder/demultiplexer Philips

Other Datasheets by Nexperia

Part Number Description
74HCT138 3-to-8 line decoder/demultiplexer
74HCT138-Q100 3-to-8 line decoder/demultiplexer
74HCT138BQ 3-to-8 line decoder/demultiplexer
74HCT138D 3-to-8 line decoder/demultiplexer
74HCT138DB 3-to-8 line decoder/demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC138; 74HCT138 3-to-8 line decoder/demultiplexer; inverting Rev. 9 — 13 August 2021 Product data sheet 1. General description The 74HC138; 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The device features three enable inputs (E1, E2 and E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion to a 1-of-32 (5 to 32 lines) decoder with just four '138 ICs and one inverter. The '138 can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Inputs include clamp diodes.