Datasheet4U Logo Datasheet4U.com

74LV164-Q100 - 8-bit serial-in/parallel-out shift register

General Description

The 74LV164-Q100 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages.

Data is entered serially through one of two inputs (DSA or DSB) and either input can be used as an active HIGH enable for data entry through the other input.

Key Features

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1).
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
  • Wide operating voltage: 1.0 V to 5.5 V.
  • Optimized for low-voltage.

📥 Download Datasheet

Datasheet Details

Part number 74LV164-Q100
Manufacturer Nexperia
File Size 252.10 KB
Description 8-bit serial-in/parallel-out shift register
Datasheet download datasheet 74LV164-Q100 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LV164 8-bit serial-in/parallel-out shift register Philips
74LV161 Presettable synchronous 4-bit binary counter Philips
74LV163 Presettable synchronous 4-bit binary counter Philips
74LV165 8-bit parallel-in/serial-out shift register Philips
74LV10 Triple 3-input NAND gate Philips

Other Datasheets by Nexperia

Part Number Description
74LV164 8-bit serial-in/parallel-out shift register
74LV164D 8-bit serial-in/parallel-out shift register
74LV165 8-bit parallel-in/serial-out shift register
74LV165-Q100 8-bit parallel-in/serial-out shift register
74LV165A 8-bit parallel-in/serial-out shift register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LV164-Q100 8-bit serial-in/parallel-out shift register Rev. 3 — 23 September 2020 Product data sheet 1. General description The 74LV164-Q100 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (DSA or DSB) and either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH. Data shifts one place to the right on each LOW-to-HIGH transition of the clock input (CP) and enters into Q0, which is the logical AND-function of the two data inputs (DSA and DSB) that existed one set-up time prior to the rising clock edge.