74LV164-Q100 Datasheet PDF - nexperia 8-bit serial-in/parallel-out shift register Specs

74LV164-Q100 - 8-bit serial-in/parallel-out shift register

Datasheet Summary

Description

The 74LV164-Q100 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages.

Data is entered serially through one of two inputs (DSA or DSB) and either input can be used as an active HIGH enable for data entry through the other input.

Features

Automotive product qualification in accordance with AEC-Q100 (Grade 1).
Specified from -40 °C to +85 °C and from -40 °C to +125 °C.
Wide operating voltage: 1.0 V to 5.5 V.
Optimized for low-voltage.

Datasheet Details

Part number	74LV164-Q100
Manufacturer	nexperia
File Size	252.10 KB
Description	8-bit serial-in/parallel-out shift register
Datasheet	74LV164-Q100 Datasheet
Additional preview pages of the 74LV164-Q100 datasheet.

📁 Similar Datasheet

74LV164 - 8-bit serial-in/parallel-out shift register (Philips)

74LV161 - Presettable synchronous 4-bit binary counter (Philips)

74LV163 - Presettable synchronous 4-bit binary counter (Philips)

74LV165 - 8-bit parallel-in/serial-out shift register (Philips)

74LV10 - Triple 3-input NAND gate (Philips)

74LV107 - Dual JK flip-flop (Philips)

74LV109 - Dual JK flip-flop (Philips)

74LV11 - Triple 3-input AND gate (Philips)

74LV123 - Dual retriggerable monostable multivibrator (Philips)

74LV125 - Quad buffer/line driver (Philips)

Full PDF Text Transcription

Click to expand full text

74LV164-Q100 8-bit serial-in/parallel-out shift register Rev. 3 — 23 September 2020 Product data sheet 1. General description The 74LV164-Q100 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (DSA or DSB) and either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH. Data shifts one place to the right on each LOW-to-HIGH transition of the clock input (CP) and enters into Q0, which is the logical AND-function of the two data inputs (DSA and DSB) that existed one set-up time prior to the rising clock edge.

Published: Jun 28, 2019 |