Datasheet4U Logo Datasheet4U.com

74LVC1G14 - Single Schmitt-trigger inverter

Description

The 74LVC1G14 is a single inverter with Schmitt-trigger inputs.

Inputs can be driven from either 3.3 V or 5 V devices.

This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Features

  • Wide supply voltage range from 1.65 V to 5.5 V.
  • Overvoltage tolerant inputs to 5.5 V.
  • High noise immunity.
  • CMOS low power dissipation.
  • IOFF circuitry provides partial Power-down mode operation.
  • ±24 mA output drive (VCC = 3.0 V).
  • Latch-up performance exceeds 250 mA.
  • Direct interface with TTL levels.
  • Unlimited rise and fall times.
  • Complies with JEDEC standard:.
  • JESD8-7 (1.65 V to 1.95 V).
  • J.

📥 Download Datasheet

Datasheet preview – 74LVC1G14

Datasheet Details

Part number 74LVC1G14
Manufacturer nexperia
File Size 285.61 KB
Description Single Schmitt-trigger inverter
Datasheet download datasheet 74LVC1G14 Datasheet
Additional preview pages of the 74LVC1G14 datasheet.

📁 Similar Datasheet

  • 74LVC1G14 - Single Schmitt-trigger inverter (NXP)
  • 74LVC1G14 - SINGLE SCHMITT-TRIGGER INVERTER (Diodes)
  • 74LVC1G10 - SINGLE 3 INPUT POSITIVE NAND GATE (Diodes)
  • 74LVC1G11 - Single 3-input AND gate (NXP)
  • 74LVC1G11 - SINGLE 3 INPUT POSITIVE AND GATE (Diodes)
  • 74LVC1G123 - Single retriggerable monostable multivibrator (NXP)
  • 74LVC1G125 - SINGLE BUFFER GATE (Diodes)
  • 74LVC1G125 - Bus buffer/line driver (NXP Semiconductors)
  • 74LVC1G126 - Bus buffer/line driver (NXP)
  • 74LVC1G126 - SINGLE BUFFER GATE (Diodes)
Other Datasheets by nexperia

Full PDF Text Transcription

Click to expand full text
74LVC1G14 Single Schmitt-trigger inverter Rev. 17 — 20 January 2022 Product data sheet 1. General description The 74LVC1G14 is a single inverter with Schmitt-trigger inputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits • Wide supply voltage range from 1.65 V to 5.5 V • Overvoltage tolerant inputs to 5.5 V • High noise immunity • CMOS low power dissipation • IOFF circuitry provides partial Power-down mode operation • ±24 mA output drive (VCC = 3.
Published: |